Cypress Semiconductor CY7C64013C, Техническое описание

Страница: 11 / 51

CY7C64013C
CY7C64113C
Document #: 38-08001 Rev. *B Page 11 of 51
GPIO Configuration 0x08 R/W GPIO Port Configurations 20
HAPI and I
2
C Configuration 0x09 R/W HAPI Width and I
2
C Position Configuration 24
USB Device Address A 0x10 R/W USB Device Address A 34
EP A0 Counter Register 0x11 R/W USB Address A, Endpoint 0 Counter 35
EP A0 Mode Register 0x12 R/W USB Address A, Endpoint 0 Configuration 34
EP A1 Counter Register 0x13 R/W USB Address A, Endpoint 1 Counter 35
EP A1 Mode Register 0x14 R/W USB Address A, Endpoint 1 Configuration 35
EP A2 Counter Register 0x15 R/W USB Address A, Endpoint 2 Counter 35
EP A2 Mode Register 0x16 R/W USB Address A, Endpoint 2 Configuration 35
USB Status & Control 0x1F R/W USB Upstream Port Traffic Status and Control 34
Global Interrupt Enable 0x20 R/W Global Interrupt Enable 29
Endpoint Interrupt Enable 0x21 R/W USB Endpoint Interrupt Enables 29
Timer (LSB) 0x24 R Lower 8 Bits of Free-running Timer (1 MHz) 23
Timer (MSB) 0x25 R Upper 4 Bits of Free-running Timer 24
WDT Clear 0x26 W Watchdog Timer Clear 18
I
2
C Control & Status 0x28 R/W I
2
C Status and Control 25
I
2
C Data 0x29 R/W I
2
C Data 25
DAC Data 0x30 R/W DAC Data 22
DAC Interrupt Enable 0x31 W Interrupt Enable for each DAC Pin 23
DAC Interrupt Polarity 0x32 W Interrupt Polarity for each DAC Pin 23
DAC Isink 0x38-0x3F W Input Sink Current Control for each DAC Pin 22
Reserved 0x40 Reserved
EP A3 Counter Register 0x41 R/W USB Address A, Endpoint 3 Counter 35
EP A3 Mode Register 0x42 R/W USB Address A, Endpoint 3 Configuration 34
EP A4 Counter Register 0x43 R/W USB Address A, Endpoint 4 Counter 35
EP A4 Mode Register 0x44 R/W USB Address A, Endpoint 4 Configuration 35
Reserved 0x48 Reserved
Reserved 0x49 Reserved
Reserved 0x4A Reserved
Reserved 0x4B Reserved
Reserved 0x4C Reserved
Reserved 0x4D Reserved
Reserved 0x4E Reserved
Reserved 0x4F Reserved
Reserved 0x50 Reserved
Reserved 0x51 Reserved
Processor Status & Control 0xFF R/W Microprocessor Status and Control Register 26
Table 4-2. I/O Register Summary (continued)
Register Name I/O Address Read/Write Function Page
[+] Feedback