Compaq iPAQ 1.0, Техническое справочное руководство

Страница: 45 / 186

Technical Reference Guide
Compaq iPAQ Series of Desktop Personal Computers
Second Edition - February 2001
3-1
100-MHz
Memory Bus
Chapter 3
PROCESSOR/
MEMORY SUBSYSTEM
3. Chapter 3 PROCESSOR/MEMORY SUBSYSTEM
3.1 INTRODUCTION
This chapter describes the processor/cache memory subsystem of the Compaq iPAQ Desktop
Personal Computer featuring a Celeron or Pentium III processor and the 810E or 815E chipset
(Figure 3-1). The chipset’s GMCH supports up to two SDRAM DIMMs and integrates a 2D/3D
graphics controller (covered in Chapter 6).
Figure 3–1. Processor/Memory Subsystem Architecture
This chapter includes the following topics:
♦
Processor [3.2] page 3-2
♦
Memory subsystem [3.3] page 3-5
♦
Subsystem configuration {3.4] page 3-8
Processor
64-Bit FSB
Cntl
DIMM
In
Socket
J1
J2
System Memory
Socket
GMCH
FSB I/F
2D/3D
Graphics
Cntlr.
SDRAM
Cntlr.
Hub I/F
May be populated with optional DIMM
Covered in Chapter 6
Covered in Chapter 4