
CDB48500 System Block Descriptions
CDB485x00-USB Evaluation Kit Guide
DS784DB1
©
Copyright 2008 Cirrus Logic , Inc.
3-8
3.1.11.3 Clock and Data Flow for CDB USB Master Card Source
Figure 3-4. CDB USB Master Card Clocking and Data Flow
illustrates the clocking architecture used when IIS(USB) is used as an audio source, as
described in
Section 4.2.2, “Changing the Audio Input Source” on page 4-3
). MCLK is generated by the
PLL on the USB Master card. The PLD on the USB Master Card generates SCLK and LRCLK for the DAI
side of the DSP from the MCLK.
On the output side, the CS485xx slaves to MCLK from the USB Master Card and masters SCLK and
LRCLK for the DAC side of the CS42448.The CS485XX always masters its output clocks (DSP_SCLK/
DSP_LRCLK).
§§
CS42448
2x
CS485XX
CS42448
2x
CDB USB
MASTER
CARD
MUXED_DSP_SCLK1
DSP_SCLK
DSP_LRCLK
MUXED_DSP_LRCLK1
MUXED_DAI[4:0]
DSP_DA01[3:0]
XMTA SPDIF OUT
MUXED_MCLK
DAI
DAO
SDIN
Содержание CDB48500-USB
Страница 6: ...vi Copyright 2008 Cirrus Logic Inc DS784DB1 CDB48500 USB Evaluation Kit Guide ...
Страница 42: ...DS784DB1 Copyright 2008 Cirrus Logic Inc A 8 Introduction CDB48500 USB Evaluation Kit Guide Figure A 3 DSP ...
Страница 52: ...B 2 Copyright 2008 Cirrus Logic Inc DS784DB1 Revision History CDB48500 USB Evaluation Kit Guide ...