background image

 

OG_LMD-400-R-AB_v11e                                                                                                      Circuit Design, Inc.

 

15 

OPERATION GUIDE 

PLL FREQUENCY SETTING DATA REFERENCE 

 

Example : Setting from 458.000 MHz to  458.6125 MHz  

 

 
 
 
 

 

Channel 

Frequency 

FCH

Expect 

Frequency 

EXPECT

 

Lock 

Frequency  

 

FVCO

 

(MHz) 

(MHz) 

(MHz) 

Number of 

Division 

n

 

Programable 

Counter 

 

N

 

Swallow Counter 

 

A

 

458.0000  

436.3000  

436.3000  

34904 

545 

24 

458.0125  

436.3125  

436.3125  

34905 

545

 

25 

458.0250  

436.3250  

436.3250  

34906 

545

 

26 

458.0375  

436.3375  

436.3375  

34907 

545

 

27 

458.0500  

436.3500  

436.3500  

34908 

545

 

28 

458.0625  

436.3625  

436.3625  

34909 

545

 

29 

458.0750  

436.3750  

436.3750  

34910 

545

 

30 

458.0875  

436.3875  

436.3875  

34911 

545

 

31 

458.1000  

436.4000  

436.4000  

34912 

545

 

32 

458.1125  

436.4125  

436.4125  

34913 

545

 

33 

458.1250  

436.4250  

436.4250  

34914 

545

 

34 

458.1375  

436.4375  

436.4375  

34915 

545

 

35 

458.1500  

436.4500  

436.4500  

34916 

545

 

36 

458.1625  

436.4625  

436.4625  

34917 

545

 

37 

458.1750  

436.4750  

436.4750  

34918 

545

 

38 

458.1875  

436.4875  

436.4875  

34919 

545

 

39 

458.2000  

436.5000  

436.5000  

34920 

545

 

40 

458.2125  

436.5125  

436.5125  

34921 

545

 

41 

458.2250  

436.5250  

436.5250  

34922 

545

 

42 

458.2375  

436.5375  

436.5375  

34923 

545

 

43 

458.2500  

436.5500  

436.5500  

34924 

545

 

44 

458.2625  

436.5625  

436.5625  

34925 

545

 

45 

458.2750  

436.5750  

436.5750  

34926 

545

 

46 

458.2875  

436.5875  

436.5875  

34927 

545

 

47 

458.3000  

436.6000  

436.6000  

34928 

545

 

48 

458.3125  

436.6125  

436.6125  

34929 

545

 

49 

458.3250  

436.6250  

436.6250  

34930 

545

 

50 

458.3375  

436.6375  

436.6375  

34931 

545

 

51 

458.3500  

436.6500  

436.6500  

34932 

545

 

52 

458.3625  

436.6625  

436.6625  

34933 

545

 

53 

458.3750  

436.6750  

436.6750  

34934 

545

 

54 

Parameter name 

Value 

Phase Comparing Frequency 

F

comp

 

[kHz] 

12.5 

Start Channel Frequency 

F

ch

 

[MHz] 

458.000 

Channel Step Frequency [kHz] 

12.5 

Number of Channel 

50 

Prescaler 

M

 

64 

 
 

Parameter name 

Value 

Reference Frequency  

F

osc

 

[MHz] 

21.25 

Offset Frequency 

F

offset

 

[MHz] 

21.7 

 

: For data input 

 

: Result of calculation 

 

: Fixed value 

Parameter name 

Value 

Reference Counter 

R

 

1700

Programmable Counter

 N 

Min. Value 

545

Programmable Counter 

N

 Max. Value 

546

Swallow Counter 

A

 Min. Value 

Swallow Counter 

A

 Max. Value 

63 

Содержание LMD-400-R

Страница 1: ...multi channel transceiver LMD 400 R 438 442 458 462 MHz Operation Guide Version 1 1 Sep 2011 CIRCUIT DESIGN INC 7557 1 Hotaka Azumino Nagano 399 8303 JAPAN Tel 81 0 263 82 1024 Fax 81 0 263 82 1016 e...

Страница 2: ...PIN DESCRIPTION 6 BLOCK DIAGRAM 8 DIMENSIONS 9 PLL IC CONTROL 10 PLL IC control 10 How to calculate the setting values for the PLL register 11 Method of serial data input to the PLL 12 TIMING CHART 1...

Страница 3: ...high frequency stability in the temperature range from 20 to 60 C The LMD 400 R is the same size and pin compatible with Circuit Design s EN 300220 compliant license exempt transceiver model STD 302N...

Страница 4: ...Item MIN TYP MAX Remarks Oscillation type PLL controlled VCO Frequency stability 20 to 60 C ppm 2 5 2 5 Reference frequency at 25 C TX RX switching time ms 15 20 DI DO Channel step kHz 12 5 Data rate...

Страница 5: ...e DO is established may get longer due to the possible frequency drift caused by operation environment changes especially when switching from TX to RX from RX to TX and changing channels Please make s...

Страница 6: ...D and RXSEL to OPEN or 2 8 V RXSEL I RX select terminal GND RXSEL active To enable the receiver circuits connect RXSEL to GND and TXSEL to OPEN or 2 8 V AF O Analogue output terminal There is DC offse...

Страница 7: ...erminal Lock H 2 8 V Unlock L 0 V RSSI O Received Signal Strength Indicator terminal DO O Data output terminal Interface voltage H 2 8V L 0V DI I Data input terminal Interface voltage H 2 8V to Vcc L...

Страница 8: ...OPERATION GUIDE OG_LMD 400 R AB_v11e Circuit Design Inc 8 BLOCK DIAGRAM LMD 400 R 438 442 MHz 458 462 MHz...

Страница 9: ...OPERATION GUIDE OG_LMD 400 R AB_v11e Circuit Design Inc 9 DIMENSIONS...

Страница 10: ...e frequency These signal lines are connected directly to the PLL IC through a 2 k resistor The interface voltage of LMD 400 R is 2 8 V so the control voltage must be the same LMD 400 R comes equipped...

Страница 11: ...note fcomp fosc R Also this PLL IC operates with the following R N A and M relational expressions R fosc fcomp Equation 5 N INT n M Equation 6 A n M x N Equation 7 INT integer portion of a division As...

Страница 12: ...t this phase The PLL IC which operates as shown in the block diagram in the manual shifts the data to the 19 bit shift register and then transfers it to the respective latch counter register by judgin...

Страница 13: ...ssion occurs If the module is switched to the receive mode when operating in the same channel a new PLL setting is not necessary it can receive data within 5 ms of switching 1 For data transmission if...

Страница 14: ...nged 5 ms 4 40 ms CPU Power on CH Data 5 5 ms 5 ms Check LD signal Check LD signal Normal status Status immediately after pow er comes on Channel change No channel change 4 2 Initialize the port conne...

Страница 15: ...875 34919 545 39 458 2000 436 5000 436 5000 34920 545 40 458 2125 436 5125 436 5125 34921 545 41 458 2250 436 5250 436 5250 34922 545 42 458 2375 436 5375 436 5375 34923 545 43 458 2500 436 5500 436 5...

Страница 16: ...34942 545 62 458 4875 436 7875 436 7875 34943 545 63 458 5000 436 8000 436 8000 34944 546 0 458 5125 436 8125 436 8125 34945 546 1 458 5250 436 8250 436 8250 34946 546 2 458 5375 436 8375 436 8375 349...

Страница 17: ...s the LMD 400 R should be mounted on the circuit boards of the final products and must be enclosed in the cases of the final products No surface of the LMD 400 R should be exposed Conformity assessmen...

Страница 18: ...OG_LMD 400 R AB_v11e Circuit Design Inc 18 OPERATION GUIDE Regulatory compliance information...

Страница 19: ...ipment connected to the radio module Communication performance will be affected by the surrounding environment so communication tests should be carried out before actual use Ensure that the power supp...

Страница 20: ..._LMD 400 R AB_v11e Circuit Design Inc 20 OPERATION GUIDE REVISION HISTORY Version Date Description Remark 0 9 Jan 2010 Preliminary 1 0 May 2010 DOC added specification reviewed 1 1 Sept 2011 DOC updat...

Отзывы: