CAES RISC-V NOEL-ARTYA7-EX Скачать руководство пользователя страница 12

Страница: 12 / 12

Cobham Gaisler AB

Kungsgatan 12

411 19 Göteborg

Sweden

T: +46 31 7758650

Cobham Gaisler AB, reserves the right to make changes to any products and services described herein at any

time without notice. Consult Cobham or an authorized sales representative to verify that the information in

this document is current before using this product. Cobham does not assume any responsibility or liability

arising out of the application or use of any product or service described herein, except as expressly agreed to

in writing by Cobham; nor does the purchase, lease, or use of a product or service from Cobham convey a

license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Cobham

or of third parties. All information is provided as is. There is no warranty that it is correct or suitable for any

purpose, neither implicit nor explicit.

NOEL-ARTYA7-EX-UM

Jul 2022, Version 2.0

12 of 12

NOEL-ARTYA7-EX

Cobham Gaisler AB

Kungsgatan | SE-411 19 | Goteborg | Sweden

Содержание RISC-V NOEL-ARTYA7-EX

Страница 1: ...ler RISC V standard PMP RISC V standard debug support Level 2 cache DDR4 SDRAM UART Timers GPIO port Status registers Ethernet 10 100 Mbit MAC interface Description The NOEL ARTYA7 FPGA bitstreams are...

Страница 2: ...2 Document revision history 3 1 3 Reference documents 3 2 Example designs 4 2 1 Overview 4 2 2 Configurations 5 3 Architecture 6 3 1 Cores 6 3 2 Interrupts 6 3 3 Memory map 6 3 4 IP core documentation...

Страница 3: ...n Hi Rel and Synopsys Synplify Premier This document describes ready made FPGA configurations bitstreams that have been built from a GRLIB template design More information about the NOEL V processor i...

Страница 4: ...Debug AHB bus The full NOEL ARTYA7 architecture includes the following modules NOEL V with 16 KiB instruction cache and 16 KiB data cache Debug Support Unit with UART Ethernet and JTAG Debug Links Le...

Страница 5: ...ftware may report that fault tolerance is enabled for the example designs the bit streams are not suitable for use in harsh environments Table 2 Example configurations Configuration name MC32L SC GP32...

Страница 6: ...designs use the same memory map for all standard configurations The memory map shown in table 5 is based on the AMBA AHB address space An access to addresses outside the Table 3 Used IP cores Core Fu...

Страница 7: ...FFFFFFF DDR4 SDRAM area AHBROM 0xC0000000 0xC001FFFF Registers CLINT 0xE0000000 0xE000FFFF Registers PLIC 0xF8000000 0xFBFFFFFF Registers GPTIMER 0xFC000000 0xFC0000FF Registers APBUART0 0xFC001000 0x...

Страница 8: ...isler NOEL ARTYA7 EX 3 4 IP core documentation This user manual does not contain IP core documentation Please refer to the GRLIB IP Core User s Manual GRIP available at http gaisler com products grlib...

Страница 9: ...teborg Sweden 46 31 7758650 www caes com gaisler 3 5 Signals Please see the NOEL ARTYA7 EX Quick Start Guide QSG for information on FPGA pinout 3 6 Resource utilization Resource utilization is describ...

Страница 10: ...EX designs Toolchains and run time environments are available for download via http gaisler com 4 2 Programming the FPGA device and connecting with GRMON3 Please see the NOEL ARTYA7 EX Quick Start Gui...

Страница 11: ...2022 Version 2 0 11 Cobham Gaisler AB Kungsgatan SE 411 19 Goteborg Sweden 46 31 7758650 www caes com gaisler NOEL ARTYA7 EX 5 Ordering information Please contact sales gaisler com for information on...

Страница 12: ...the application or use of any product or service described herein except as expressly agreed to in writing by Cobham nor does the purchase lease or use of a product or service from Cobham convey a lic...