Designing Hardware for QuickUSB
FX2128
Pin
QUSB2
Pin
Name
Dir
Desc
Function
67 30 CTL4
/
nWEN
Output GPIF
Control
Output 4
CTL4 is a GPIF output signal whose
function (nWEN) is waveform specific.
Enabled when
SETTING_FIFO_CONFIG[1:0] = '10'.
nWEN is the active low Write Enable
output signal for the GPIF.
Implemented in the Simple, FIFO
Handshake, Full Handshake, and
Block Handshake I/O Models.
Enabled when
SETTING_FIFO_CONFIG[1:0] = '10'.
98
32
CTL5 / nOE
/ RDYTST
Output GPIF
Control
Output 5
CTL5 is a GPIF output signal whose
function (nOE or RDYTST) is
waveform specific. Enabled when
SETTING_FIFO_CONFIG[1:0] = '10'.
nOE is the active low Output Enable
output signal for the GPIF.
Implemented in the Simple, FIFO
Handshake, and Block Handshake
I/O Models. Enabled when
SETTING_FIFO_CONFIG[1:0] = '10'.
RDYTST is the Ready Test output
signal for the Full Handshake I/O
Model. RDYTST outputs the correct
handshake waveform for the READY
line, so it can be connected to
READY to test the Full Handshake
functionality. Implemented in the Full
Handshake I/O Model. Enabled when
SETTING_FIFO_CONFIG[1:0] = '10'.
51
34
RXD0
Input
Serial Port 0
TTL RxD
RXD0 is the receive signal for the
8051 UART0. Active High, Input only.
Do not use if U1 is populated on the
QuickUSB Module.
50
36
TXD0
Output Serial Port 0
TTL RxD
TXD0 is the transmit signal for the
8051 UART0. Active High, Output
only. Do not use if U1 is populated on
the QuickUSB Module.
53
52
RXD1
Input
Serial Port 1
TTL RxD
RXD1 is the receive signal for the
8051 UART1. Active High, Input only.
Do not use if U1 is populated on the
QuickUSB Module.
52
54
TXD1
Output Serial Port 1
TTL RxD
TXD1 is the transmit signal for the
8051 UART1. Active High, Output
only. Do not use if U1 is populated on
the QuickUSB Module.
34
QuickUSB Pin Definitions