Designing Hardware for QuickUSB
FX2128
Pin
QUSB2
Pin
Name
Dir
Desc
Function
92
17
PA7 / nSS9
/ FLAGD /
nSLCS
I/O
Port A, Bit 7
Multifunction Pin whose function is
selected by
SETTING_FIFO_CONFIG[1:0]:
PA7 (default) is a bi-directional
general purpose I/O pin. Enabled
when SETTING_FIFO_CONFIG[1:0]
='00' or '10'
nSS9 is the SPI slave select signal for
Address 9. See Note for nSS2.
nSLCS is an input-only active low
chip select for slave devices. Enabled
when SETTING_FIFO_CONFIG[1:0]
='11' and SETTING_PORTACCFG =
‘0x80’. See Note for SLOE.
FLAGD: EP2 Programmable Flag
status. Enabled when
SETTING_FIFO_CONFIG[1:0] ='11'
and SETTING_PORTACCFG =
‘0x40’. See Note for SLOE.
44
21
PB0 / FD0
I/O
Port B, Bit 0
Multifunction Pin whose function is
selected by
SETTING_FIFO_CONFIG[1:0]:
PB0 is a bi-directional general
purpose I/O pin. Enabled when
SETTING_FIFO_CONFIG[1:0] ='00'
FD0 (default) is the bi-directional
GPIF data bus low byte. Enabled
when SETTING_FIFO_CONFIG[1:0]
='10'
45
23
PB1 / FD1
I/O
Port B, Bit 1
Multifunction Pin whose function is
selected by
SETTING_FIFO_CONFIG[1:0]:
PB1 is a bi-directional general
purpose I/O port. Enabled when
SETTING_FIFO_CONFIG[1:0] ='00'
FD1 (default) is the bi-directional
GPIF data bus low byte. Enabled
when SETTING_FIFO_CONFIG[1:0]
='10'
46
25
PB2 / FD2
I/O
Port B, Bit 2
Multifunction Pin whose function is
selected by
SETTING_FIFO_CONFIG[1:0]:
PB2 is a bi-directional general
purpose I/O port. Enabled when
SETTING_FIFO_CONFIG[1:0] ='00'
FD2 (default) is the bi-directional
GPIF data bus low byte. Enabled
when SETTING_FIFO_CONFIG[1:0]
='10'
47
27
PB3 / FD3
I/O
Port B, Bit 3
Multifunction Pin whose function is
selected by
SETTING_FIFO_CONFIG[1:0]:
PB3 is a bi-directional general
purpose I/O port. Enabled when
SETTING_FIFO_CONFIG[1:0] ='00'
FD3 (default) is the bi-directional
GPIF data bus low byte. Enabled
when SETTING_FIFO_CONFIG[1:0]
='10'
QuickUSB Pin Definitions
25