AXIOMTEK SBC8241, Руководство пользователя

Страница: 46 / 50

SBC8241 486 All-in-One Half-size User’s Manual
AMI BIOS Fatal Error Codes
8'
Checkpoint Description
44
Interrupts enabled (if diagnostics switch is on).
Going to initialize data to check memory wrap around at 0:0.
45
Data initialized. Going to check for memory wrap around at 0:0 and
finding the total system memory size.
46
Memory wrap around test done. Memory size calculation over.
About to go for writing patterns to test memory.
47
Pattern to be tested written in extended memory.
Going to write patterns in base 640K memory.
48
Patterns written in base memory.
Going to find out amount of memory below 1M memory.
49
Amount of memory below 1M found and verified.
Going to find out amount of memory above 1M memory.
4B
Amount of memory above 1M found and verified.
Check for soft reset and going to clear memory below 1M for soft
reset. (If power on, go to check point # 4Eh).
4C
Memory below 1M cleared. (SOFT RESET)
Going to clear memory above 1M
4D
Memory above 1M cleared. (SOFT RESET)
Going to save the memory size. (Go to check point # 52h).
4E
Memory test started. (NOT SOFT RESET)
About to display the first 64K memory size.
4F
Memory size display started. This will be updated during memory
test. Going for sequential and random memory test.
50
Memory testing/initialization below 1M complete.
Going to adjust displayed memory size for relocation/shadow.
51
Memory size display adjusted due to relocation/shadow.
Memory test above 1M to follow.
52
Memory testing/initialization above 1M complete.
Going to save memory size information.
53
Memory size information is saved. CPU registers are saved. Going
to enter in real mode.
54
Shutdown successful, CPU in real mode. Going to disable gate
A20 line.
57
A20 address line disable successful.
Going to adjust memory size depending on relocation/shadow.
58
Memory size adjusted for relocation/shadow.
Going to clear Hit <DEL> message.
59
Hit <DEL> message cleared. <WAIT...> message displayed. About
to start DMA and interrupt controller test.
Continued . . . . .