AXIOMTEK SBC81200 Series, Руководство пользователя

Страница: 61 / 83

SBC81200 LGA775 CPU Card Series User’s Manual
Award BIOS Setup 55
7.5 Advanced Chipset Features
Since the features in this section are related to the chipset on
the CPU board and are completely optimized, you are not
recommended to change the default settings in this setup table
unless you are well oriented with the chipset features.
z
DARM Timing Selectable
This field is used to select the timing of the DRAM.
By SPD The EEPROM on a DIMM has SPD (Serial
Presence Detect) data structure that stores
information about the module such as the
memory type,memory size, memory speed etc.
When this option is selected the system will run
according to the information in the EEPROM.
This option is the default setting because it
provides the most stable condition for the
system. The “ CAS Latency Time “
to
“
System Memory Frequency
“
field will show the
default settings by SPD.