Avnet COM Express MSC C10M-BT, Руководство пользователя

Страница: 21 / 90

MSC C10M-BT / MSC C10M-BTC User Manual
21 / 90
2.12.4 PCI Express Lanes
Signal Pin
Type Signal
Level Power
Rail Remark /
Tolerance PU/PD/SR Description Source / Target
PCIE_TX[0:2]+
PCIE_TX[0:2]- O PCIe 1.0V AC coupled
on module PCI Express Differential Transmit Pairs 0 through 2 BT SOC
PCIE_RX[0:2]+
PCIE_RX[0:2]- I PCIe 1.0V AC coupled
off module PCI Express Differential Receive Pairs 0 through 2 BT SOC
PCIE_
PCIE_CLK_REF- O PCIe
CLK 1.0V Differential Reference Clock output for all PCI Express and PCI
Express Graphics lanes.
BT SOC
Considerable care must be taken when using high speed signals on the carrier board. Reliable functionality depends on the following factors:
a. Trace length on the carrier board
b. Number of vias used on the carrier board
c. PCB material and specification used for the carrier board
d. Target device
2.12.5 Express Card Support
Signal Pin
Type Signal
Level Power
Rail Remark /
Tolerance PU/PD Description Source / Target
EXCD[0]_CPPE# I CMOS 3.3V 3.3V
ePU = 10 KΩ
ExpressCard card request, active low BT SOC
EXCD[1]_CPPE# I CMOS 3.3V 3.3V
ePU = 10 KΩ
ExpressCard card request, active low BT SOC
EXCD[0]_RST# O CMOS 3.3V 3.8V, 24mA ExpressCard reset, active low BT SOC
EXCD[1]_RST# O CMOS 3.3V 3.8V, 24mA ExpressCard reset, active low BT SOC