ADM-XRC-7V1 User Manual
V1.9 - 23rd Aug 2016
3.3 JTAG Interface
3.3.1 On-board Interface
A JTAG boundary scan chain is connected to header J1. This allows the connection of the Xilinx JTAG cable for
FPGA debug using the Xilinx ChipScope tools.
The JTAG Header pinout is shown in
V
C
C
G
N
D
T
C
K
T
D
O
T
D
I
T
M
S
Figure 3 : JTAG Header J1
:
Bridge FPGA
XC6VLX130T
FFG484
Control CPLD
XC2C64A
CP56
Target FPGA
XC7VxxxxT
FFG1759
XRM
I/F
PRESENT#
VREF (1.8V)
Level Shift
1.8V - XRM_VIO
En#
XRM_TDI
XRM_TDO
HDR_TDI
HDR_TDO
Level Shift
3.3V – 1.8V
En#
XMC
Con
(Pn5)
Header
J1
XMC_TDI
XMC_TDO
XMC_JTAG_EN#
SW1E
Figure 4 : JTAG Boundary Scan Chain
If the boundary scan chain is connected to the interface at the XMC connector (SW1-5 is ON), Header J1 should
not be used.
3.3.2 XMC Interface
The JTAG interface on the XMC connector is normally unused and XMC_TDI connected directly to XMC_TDO.
The interface can be connected to the on-board interface (through level-translators) by switching SW1-5 ON.
See
3.3.3 JTAG Voltages
The on-board JTAG scan chain uses 1.8V. The Vcc supply provided on J1 to the JTAG cable is +1.8V and is
protected by a poly fuse rated at 350mA. 3.3V signals must not be used at header J2.
The JTAG signals at the XMC interface use 3.3V signals and are connected through level translators to the
on-board scan chain.
The JTAG signals at the XRM interface use the adjustable voltage XRM_VIO.
Page 8
Functional Description
ad-ug-1248_v1_9.pdf