ADM-PCIE-8K5-FH User Manual
Pin
Number
Signal Name
Bank Voltage
AG17
SFP+_TX_DISABLE
3.3
AE16
SFP+_TX_FAULT
3.3
AG7
SFP+_TX0_N
MGT
AG8
SFP+_TX0_P
MGT
AF5
SFP+_TX1_N
MGT
AF6
SFP+_TX1_P
MGT
AB5
SFP+_TX2_N
MGT
AB6
SFP+_TX2_P
MGT
AA3
SFP+_TX3_N
MGT
AA4
SFP+_TX3_P
MGT
AH19
SFP+0_MOD_ABS
3.3
AH18
SFP+0_SCL
3.3
AG16
SFP+0_SDA
3.3
AE18
SFP+1_MOD_ABS
3.3
AF18
SFP+1_SCL
3.3
AD16
SFP+1_SDA
3.3
AF17
SFP+2_MOD_ABS
3.3
AF19
SFP+2_SCL
3.3
AE17
SFP+2_SDA
3.3
AN17
SFP+3_MOD_ABS
3.3
AG19
SFP+3_SCL
3.3
AD18
SFP+3_SDA
3.3
AU30
SI5328_1V8_SCL
1.8
AU29
SI5328_1V8_SDA
1.8
AN32
SI5328_REFCLK_IN_N
1.8
AM32
SI5328_REFCLK_IN_P
1.8
W7
SI5328_REFCLK_OUT0_PIN_N
MGT_CLK
W8
SI5328_REFCLK_OUT0_PIN_P
MGT_CLK
K9
SI5328_REFCLK_OUT1_PIN_N
MGT_CLK
K10
SI5328_REFCLK_OUT1_PIN_P
MGT_CLK
AR20
SPARE_SCL
3.3
AT20
SPARE_SDA
3.3
AP16
SPARE_WP
3.3
AW19
SRVC_MD_L
3.3
AA16
SYSMON_1V25
1.25
Table 14 : Complete Pinout Table (continued on next page)
Page 34
Complete Pinout Table
ad-ug-1342_v1_0.pdf