29
4. Operations
This chapter describes the operation of the MIC-3756. The software
driver provided allows a user to access all the card’s functions without
register level programming. For users who prefer to implement their
own bit-level programming, please refer to the following information
in this chapter.
4.1 Interrupt Function
The isolated digital input channels (DI00 and DI16 in MIC-3756) are
connected to the interrupt circuitry. Users can disable/enable interrupt
function, select trigger type or latch the port data by setting the
Interrupt Control Register
of the MIC-3756. When the interrupt
request signals occur, then the software will service these interrupt
requests by ISR. The multiple interrupt sources provide the card with
more capability and flexibility.
IRQ Level
The IRQ level is set automatically by the PCI plug-and-play BIOS and
is saved in the PCI controller. There is no need for users to set the IRQ
level. Only one IRQ level is used by this card, although it has two or
four interrupt sources.
Interrupt Control Register
The
Interrupt Control Register
controls the function and status of each
Содержание MIC-3756
Страница 2: ...ii This page is left blank for hard printing ...
Страница 7: ...1 Introduction 1 CHAPTER ...
Страница 8: ...2 This page is left blank for hard printing ...
Страница 13: ...7 Hardware Configuration CHAPTER 2 ...
Страница 14: ...8 This page is left blank for hard printing ...
Страница 20: ...14 2 3 Board Layout Fig 2 1 MIC 3756 board layout ...
Страница 22: ...16 This page is left blank for hard printing ...
Страница 23: ...17 Pin Assignment and Jumper Setting CHAPTER 3 ...
Страница 24: ...18 This page is left blank for hard printing ...
Страница 26: ...20 Fig 3 1 I O Connector pin assignments for the MIC 3756 ...
Страница 33: ...27 Operations CHAPTER 4 ...
Страница 34: ...28 This page is left blank for hard printing ...
Страница 49: ...43 Appendixes ...
Страница 50: ...44 This page is left blank for hard printing ...
Страница 56: ...50 Note Write 1 to the bit Fn in Interrupt Control Register clears the interrupt ...