
Register Format
17
PCIe-7256
Address: BASE + 0x08
Attribute: Write
COS CLR (bit 0): write 1 to clear the COS interrupt.
1 : clear the COS interrupt
0 : no effect
CH0 CLR (bit 1): write 1 to clear DI channel 0 interrupt.
1 : clear DI channel 0 interrupt
0 : no effect
CH1 CLR (bit 2): write 1 to clear DI channel 1 interrupt.
1 : clear DI channel 1 interrupt
0 : no effect
COS Int_EN (bit 8): Write/Read
Change-of-State interrupt enable control
1 : enable
0 : disable
CH0 Int_EN (bit 9): Write/Read
DI channel 0 interrupt enable control
1 : enable
0 : disable
7
6
5
4
3
2
1
0
---
---
---
---
---
CH1 CLR
CH0 CLR
COS CLR
15
14
13
12
11
10
9
8
---
---
---
---
---
CH1 Int_EN CH0 Int_EN COS Int_EN
Содержание PCIe-7256
Страница 2: ...ii Revision History Revision Release Date Description of Change s 2 00 Jan 7 2016 Initial release...
Страница 8: ...viii List of Figures This page intentionally left blank...
Страница 10: ...x List of Tables This page intentionally left blank...
Страница 18: ...8 Introduction This page intentionally left blank...
Страница 30: ...20 Register Format This page intentionally left blank...