62
BIOS Setup
7.3.7.1. PCI and PCIe > PCI Express Configuration
Feature
Options
Description
PCI Express Configuration
Info only
PCI Express Clock Gating
Disabled
Enable
Enable/Disable PCI Express Clock Gating for each
root port.
DMI Link ASPM Control
Disabled
Enable
The control of Active State Power Management of
the DMI Link.Auto is equal to POR setting.
Port8xh Decode
Disabled
PCI Express Port8xh Decode Enable/Disable.
Compliance Test Mode
Disabled
Enable when using Compliance Load Board.
PCI Express Gen3 EQ Lanes
Submenu
PCI Express Root Port X
Submenu
PCI and PCIe > PCI Express Configuration > PCI Express Gen3 EQ Lanes
Feature
Options
Description
Override SW EQ settings
Disabled
Enable
Override SW EQ settings
PCI and PCIe > PCI Express Configuration > PCI Express Root Port X
Feature
Options
Description
PCI Express Root Port
Disabled
Enable
Control the PCI Express Root Port.
Topology
Unknown
x1
x4
Sata Express
M2
Identify the SATA Topology: Default, ISATA,
Flex, DirectConnect or M2.
ASPM Support
Auto
L0s
L1
L0sL1
Disabled
Set the ASPM Level.
Force L0s - Force all links to L0s State
Auto - BIOS auto configure;
Disabled - Disables ASPM
L1 Substates
Disabled
L1.1
L1.2
L1.1 & L1.2
PCI Express L1 Substates settings.
Gen3 Eq Phase3 Method
Hardware
Static Coeff
Software Search
PCIe Gen3 Equalization Phase 3 Method
UPTP
5
Upstream Port Transmitter Preset.
DPTP
7
Downstream Port Transmitter Preset
ACS Disable
Enable
Enable/Disable Access Control Services
Extended Capability.
Содержание cExpress-KL
Страница 8: ...2 Introduction This page intentionally left blank...
Страница 42: ...36 Connector Pinouts on Module This page intentionally left blank...
Страница 46: ...40 Smart Embedded Management Agent SEMA This page intentionally left blank...
Страница 90: ...84 BIOS Checkpoints Beep Codes This page intentionally left blank...