Video Input/Output Daughter Card
39
UG235 (v1.2.1) October 31, 2007
Bus Interface
R
Table 4-3:
Analog XGA60
Register Name
Register
Address
Register
Value
Description
Active Interface
0x12
0x81
Force selection of analog input
PLL Div MSB
0x01
0x53
PLL divider value. XGA60 has 1344 cycles per HSYNC
period. 1344 -1 = 0x53F
PLL Div LSB
0x02
0xF0
VCO/CPMP
0x03
0xB4
VCORNGE = 01, CURRENT = 101
Phase Adjust
0x04
0x80
Default phase = T/2
Clamp Placement
0x05
0x40
64 cycles after HSYNC
Clamp Duration
0x06
0x40
64 cycles in duration
HSOUT Pulse width
0x07
0x88
136 cycles in HSYNC
Table 4-4:
Analog SXGA60
Register Name
Register
Address
Register
Value
Description
Active Interface
0x12
0x81
Force selection of analog input
PLL Div MSB
0x01
0x69
PLL divider value. SXGA60 has 1688 cycles per HSYNC
period. 1688 -1 = 0x697
PLL Div LSB
0x02
0x70
VCO/CPMP
0x03
0xD0
VCORNGE = 10, CURRENT = 100
Phase Adjust
0x04
0x80
Default phase = T/2
Clamp Placement
0x05
0x64
100 cycles after HSYNC
Clamp Duration
0x06
0x64
100 cycles in duration
HSOUT Pulse width
0x07
0x70
112 cycles in HSYNC
Table 4-5:
Analog UXGA60
Register Name
Register
Address
Register
Value
Description
Active Interface
0x12
0x81
Force selection of analog input
PLL Div MSB
0x01
0x86
PLL divider value. UXGA60 has 2160 cycles per HSYNC
period. 2160 -1 = 0x86F
PLL Div LSB
0x02
0xF0
VCO/CPMP
0x03
0xD4
VCORNGE = 10, CURRENT = 101
Phase Adjust
0x04
0x80
Default phase = T/2
Clamp Placement
0x05
0x78
120 cycles after HSYNC
www.BDTIC.com/XILINX