12
www.xilinx.com
SP605 Hardware User Guide
UG526 (v1.1.1) February 1, 2010
Chapter 1:
SP605 Evaluation Board
1. Spartan-6 XC6SLX45T-
3
FGG4
8
4 FPGA
A Xilinx Spartan-6 XC6SLX45T-3FGG484 FPGA is installed on the Embedded
Development Board.
References
See the
Spartan-6 FPGA Data Sheet.
[Ref 1]
Configuration
The SP605 supports configuration in the following modes:
•
JTAG (using the included USB-A to Mini-B cable)
•
JTAG (using System ACE CF and CompactFlash card)
•
Master SPI x4
•
Master SPI x4 with off-board device
•
Linear BPI Flash
For details on configuring the FPGA, see
“Configuration Options.”
Mode switch SW1 (see
Table 1-30, page 55
) is set to
10 = Slave SelectMAP
to choose the
System ACE CF default configuration.
References
See the
Spartan-6 FPGA Configuration User Guide
for more information.
[Ref 2]
17
Switches
Power, Configuration,
Pushbutton Switches
14, 18, 20,
25
a. SP605 Power On-Off Slide
Switch
25
b. FPGA Mode DIP Switch
18
c. System ACE CF
Configuration DIP Switch
20
d. FPGA PROG, CPU Reset,
and System ACE CF Reset
Pushbutton Switches
14, 20
18
FMC LPC Connector
Samtec ASP-134603-01
10
19
a. Power Management
Controller
2x TI UCD9240PFC
21, 26
b. Mini-Fit Type 6-Pin, ATX
Type 4-pin
12V input power connectors
25
Table 1-1:
SP605 Features
(Cont’d)
Number
Feature
Notes
Schematic
Page
