FPGA Video Processing Development Platform AV6045 User Manual
48 / 54
Contact Email: [email protected]
The following table shows the FPGA pin assignments for connecting 5
million CMOS cameras (AN5640 modules):
Pin Name
FPGA Pin
CMOS_SCLK
AB5
CMOS_SDAT
Y5
CMOS_VSYNC
AA4
CMOS_HREF
AB3
CMOS_PCLK
AB4
CMOS_XCLK
Y3
CMOS_D[7]
V9
CMOS_D[6]
U9
CMOS_D[5]
W6
CMOS_D[4]
AB6
CMOS_D[3]
Y11
CMOS_D[2]
AB11
CMOS_D[1]
Y6
CMOS_D[0]
AA6
CMOS_RESET
-
CMOS_PWDN
-
Part 4.9: Expansion Header
The carrier board is reserved with one 0.1inch spacing standard 40-pin
expansion header J13 which is used to connect the ALINX modules or the
external circuit designed by the user. The expansion port has 40 signals, of
which 1-channel 5V power supply, 2-channel 3.3 V power supply, 3-channle
ground and 34 IOs.
Do not directly connect the IO directly to the 5V device
to avoid burning the FPGA. If you want to connect 5V equipment, you
need to connect level conversion chip.
A 33 ohm resistor is connected in series between the expansion port and
the FPGA connection to protect the FPGA from external voltage or current. The
