FPGA Video Processing Development Platform AV6045 User Manual
15 / 54
Contact Email: [email protected]
DDR3 is connected to the BANK3 of the FPGA.
DDR3 Pin Assignment
Pin Name
FPGA Pin
Pin Name
FPGA Pin
DDR3_A[0]
H2
DDR3_A[11]
C1
DDR3_A[1]
H1
DDR3_A[12]
D1
DDR3_A[2]
H5
DDR3_A[13]
G6
DDR3_A[3]
K6
DDR3_A[14]
F5
DDR3_A[4]
F3
DDR3_BA[0]
G3
DDR3_A[5]
K3
DDR3_BA[1]
G1
DDR3_A[6]
J4
DDR3_BA[2]
F1
DDR3_A[7]
H6
DDR3_nCAS
K4
DDR3_A[8]
E3
DDR3_CKE
D2
DDR3_A[9]
E1
DDR3_CLK_P
H4
DDR3_A[10]
G4
DDR3_CLK_N
H3
DDR3_nRAS
K5
DDR3_DQ[8]
P2
DDR3_nWE
F2
DDR3_DQ[9]
P1
DDR3_ODT
J6
DDR3_DQ[10]
R3
DDR3_RESET
C3
DDR3_DQ[11]
R1
DDR3_LDM
L4
DDR3_DQ[12]
U3
DDR3_UDM
M3
DDR3_DQ[13]
U1
DDR3_DQ[0]
N3
DDR3_DQ[14]
V2
DDR3_DQ[1]
N1
DDR3_DQ[15]
V1
DDR3_DQ[2]
M2
DDR3_LDQS_P
L3
DDR3_DQ[3]
M1
DDR3_LDQS_N
L1
DDR3_DQ[4]
J3
DDR3_UDQS_P
T2
DDR3_DQ[5]
J1
DDR3_UDQS_N
T1
DDR3_DQ[6]
K2
DDR3_DQ[7]
K1
Part 3.3: SPI Flash
The FPGA core board AC6045 is equipped with one 64MBit SPI FLASH,
and the model is W25Q64BV, which uses the 3.3V CMOS voltage standard.