15.10.4. Pinning
15.11.
74LCX244
15.11.1. General Description
The LCX244 contains eight non-inverting buffers with 3-STATE outputs. The device may
be employed as a memory address driver, clock driver and bus-oriented
transmitter/receiver. The LCX244 is designed for low voltage (2.5V or 3.3V) VCC
applications with capability of interfacing to a 5V signal environment. The LCX244 is
fabricated with an advanced CMOS technology to achieve high speed operation while
maintaining CMOS low power dissipation.
15.11.2. Features
5V tolerant inputs and outputs
2.3V to 3.6V VCC specifications provided
6.5ns Tpd max. (VCC=3.3V), 10µA ICCmax.
Power down high impedance inputs and outputs
Supports live insertion/withdrawal
±24mA output drive (VCC=3.0V)
Implements patented noise/EMI reduction circuitry
Latch-up performance exceeds 500mA
ESD performance:Human body model>2000V, Machine model>200V
Leadless DQFN package
15.11.3. Absolute Maximum Ratings
Summary of Contents for 17MB35
Page 1: ......
Page 6: ......
Page 10: ...3 4 2 Operating Specifications 3 5 Pinning ...
Page 14: ...6 4 Pinning ...
Page 27: ...11 4 Pinning ...
Page 34: ......
Page 57: ...15 18 4 Pinning ...
Page 75: ......
Page 76: ...18 2 Power Management ...
Page 77: ...18 3 Integrated DVB T Receiver Block Diagram ...
Page 78: ...18 4 MSTAR Block Diagram ...