Self-timed write cycle (including auto-erase)
Power on/off data protection circuitry
Endurance: 10,000,000 Erase/Write cycles guaranteed for High Endurance
Block, 1,000,000 E/W cycles guaranteed for Standard Endurance Block
8 byte page, or byte modes available
1 page x 8 line input cache (64 bytes) for fast write loads
Schmitt trigger, filtered inputs for noise suppression
Output slope control to eliminate ground bounce
2 ms typical write cycle time, byte or page
Up to 8 chips may be connected to the same bus for up to 256K bits total
memory
Electrostatic discharge protection > 4000V
Data retention > 200 years
8-pin PDIP/SOIC packages
Temperature ranges: Commercial (C): 0°C to +70°C, Industrial (I): -40°C to
+85°C
11.3 Absolute Maximum Ratings and Electrical Characteristics
Summary of Contents for 17MB35
Page 1: ......
Page 6: ......
Page 10: ...3 4 2 Operating Specifications 3 5 Pinning ...
Page 14: ...6 4 Pinning ...
Page 27: ...11 4 Pinning ...
Page 34: ......
Page 57: ...15 18 4 Pinning ...
Page 75: ......
Page 76: ...18 2 Power Management ...
Page 77: ...18 3 Integrated DVB T Receiver Block Diagram ...
Page 78: ...18 4 MSTAR Block Diagram ...