background image

T

T

T

S

S

S

2

2

2

G

G

G

S

S

S

D

D

D

1

1

1

5

5

5

0

0

0

 

 

 

                           

2GB 150x Secure Digital Card

 
 

Transcend Information Inc.

 

 

17

Reliability and Durability 
 

Temperature  

Operation: -25°C / 85°C (Target spec) 
Storage: -40°C (168h) / 85°C (500h) 
Junction temperature: max. 95°C 

Moisture and corrosion  

Operation: 25°C / 95% rel. humidity 
Storage: 40°C / 93% rel. hum./500h 
Salt Water Spray: 3% NaCl/35C; 24h acc. MIL STD Method 1009 

Durability 

10.000 mating cycles; 

Bending 10N 
Torque 

0.15N.m or +/-2.5 deg 

Drop test 

1.5m free fall 

UV light exposure  

UV: 254nm, 15Ws/cm² according to ISO 7816-1 

Visual inspection 
Shape and form 

No warp page; no mold skin; complete form; no cavities surface smoothness <= 
-0.1 mm/cm² within contour; no cracks; no pollution (fat, oil dust, etc.) 

Minimum moving force of WP witch  40gf  
WP Switch cycles 

minimum 1000 Cycles(@Slide force 0.4N to 5N) 

 

 

Above technical information is based on SD1.1 standard specification and tested to be reliable. However, Transcend 
makes no warranty, either expressed or implied, as to its accuracy and assumes no liability in connection with the use of 
this product. Transcend reserves the right to make changes in specifications at any time without prior notice.

 

 

 

 

 

 

 

Summary of Contents for Secure Digital Card TS2GSD150

Page 1: ...25 85 C Insertion removal durability 10 000 cycles Fully compatible with SD card spec v1 1 Mechanical Write Protection Switch Support clock frequencies 0 50MHz Support different Bus width x1 x4 Suppor...

Page 2: ...T T TS S S2 2 2G G GS S SD D D1 1 15 5 50 0 0 2GB 150x Secure Digital Card Transcend Information Inc 2 Architecture...

Page 3: ...ta data can be transferred from the card to the host or vice versa Data is transferred via the data lines Figure 4 no response and no data operations Card addressing is implemented using a session add...

Page 4: ...data lines used for transferring the data Figure 6 Multiple Block write operation Command tokens have the following coding scheme Figure 7 Command token format Each command token is preceded by a sta...

Page 5: ...is transmitted first the LSB bit is the last When the wide bus option is used the data is transferred 4 bits at a time refer to Figure 10 Start and end bits as well as the CRC bits are transmitted for...

Page 6: ...t will respond with an error response which replaces the expected data block rather than by a time out as in the SD mode In addition to the command response every data block sent to the card during wr...

Page 7: ...e token and will wait for a data block to be sent from the host CRC suffix block length and start address restrictions are identical to the read operation see Figure 13 Figure 13 Write operation After...

Page 8: ...0000 b 7 1 65V 1 95V 0 b 14 8 2 0V 2 6V 000 0000 b 23 15 2 7V 3 6V 1 1111 1111 b 30 24 Reserved 000 0000 b 31 Card power status bit 1 OCR bit 31 is set to LOW if the card has not finished the power u...

Page 9: ...erved 119 112 8 Data read access time 1 TAAC 7F h 80 ms 111 104 8 Data read access time 2 NSAC FF h 25 5k clocks 103 96 8 Max bus clock freq TRAN_SPEED 32 h 25 MHz 95 84 12 Card command classes CCC 1F...

Page 10: ...4 This field is not a constant value The value will be changed by different flash memory 6 Extended CSD Register EXT_CSD The Extended CSD register defines the card properties and selected modes It is...

Page 11: ...total capacitance CL the CLK line of the SD Memory Card bus is the sum of the bus master capacitance CHOST the bus capacitance CBUS itself and the capacitance CCARD of each card connected to this lin...

Page 12: ...ly voltage To meet the requirements of the JEDEC specification JESD8 1A the card input and output voltages shall be within the following specified ranges for any VDD of the allowed voltage range Param...

Page 13: ...min VIH and max VIL Clock frequency Data Transfer Mode fPP 0 25 MHz CL 100 pF 7 cards Clock frequency Identification Mode The low freq is required for MultiMediaCard compatibility fOD 0 400 KHz CL 25...

Page 14: ...cards Clock fall time 50 ns CL 250 pF 21 cards Inputs CMD DAT referenced to CLK Input set up time tISU 5 ns CL 25 pF 1 cards Input hold time tIH 5 ns CL 25 pF 1 cards Outputs CMD DAT referenced to CLK...

Page 15: ...Min Max Unit Remark Clock CLK All values are referred to min VIH and max VIL Clock frequency Data Transfer Mode fPP 0 50 MHz Clock low time tWL 7 ns Clock high time tWH 7 ns Clock rise time tTLH 3 ns...

Page 16: ...GS S SD D D1 1 15 5 50 0 0 2GB 150x Secure Digital Card Transcend Information Inc 16 Output Delay time during Data Transfer Mode tODLY 14 ns Output Hold time tOH 2 5 ns Total System capacitance for e...

Page 17: ...UV light exposure UV 254nm 15Ws cm according to ISO 7816 1 Visual inspection Shape and form No warp page no mold skin complete form no cavities surface smoothness 0 1 mm cm within contour no cracks no...

Reviews: