background image

TC78B002FNG 

2013-10-17 

23 

13.  Over Current Protection (ISD) 

Detection of current of the output power transistor is incorporated. 
Each current flowing through four power transistors is detected individually. When the current exceeds the 

detection value, the related output power transistor is turned off. Then all output power transistors are turned 
off 1ms(typ) after this related output power transistor is turned off. 

Timer is incorporated in this circuit. The motor operation resumes OFF time of 100ms (typ) after the over 

current is detected. When state of over current continues, over current protection operates repeatedly. In case 
this protection operates  8 times repeatedly, the motor operation does not resume automatically. The output 
power transistor keeps turned off. In order to clear this state, VSP or the power supply should be applied again. 

Design target value of current limit for over current protection is 2.5A. Masking term of 2 

μ

s (typ) is configured 

to avoid malfunction by noisy pulse current. 

 
 

14.  Thermal Shutdown Circuit (TSD) 

Thermal shutdown circuit (TSD) operates when T

j

 rises to 170

(typ) or more. All output power transistors are 

turned off after a 1ms(typ) PWM OFF term during which upper output power transistor is turned off. 

The operation resumes when the temperature falls to 130

(typ) or less. 

 

 
 

15.  Under Voltage Lockout Protection (UVLO) 

This IC has an under voltage lockout protection (UVLO). 
The power supply voltage of VM and the voltage of VREG are monitored. When each of them falls to 2.9 V (typ) 

or less, it is recognized as low voltage and the circuit is turned off. The normal operation resumes when both 
voltage recovers to 3.2V (typ) or more. 

 

 

170

 (typ)

130

 (typ)

ジャンクション温度

(Tj)

内部

TSD

信号

通常動作

OFF

 (

Hi-Z)

PWM

OFF

通常動作

OUT1/OUT2

1ms

Junction 

temperature 

Internal TSD signal 

Normal operation 

Normal operation 

2.8V (typ)

3.1V (typ)

VM

電圧

VREG

電圧

内部

UVLO

解除信号

通常動作

OFF

 (

Hi-Z)

通常動作

OUT1,OUT2
FG,RDO

UVLO

動作

2.9V 

3.2V 

VM voltage 
VREG voltage 

Internal UVLO 
release signal 

Normal operation 

Normal 

operation 

UVLO protection 

Summary of Contents for TC78B002FNG

Page 1: ...ess mainly focus on the distribution of electronic components Line cards we deal with include Microchip ALPS ROHM Xilinx Pulse ON Everlight and Freescale Main products comprise IC Modules Potentiometer IC Socket Relay Connector Our parts cover such applications as commercial industrial and automotives areas We are looking forward to setting up business relationship with you and hope to provide you...

Page 2: ...th low ON resistance and a PWM drive system Features Single phase full wave drive Motor power supply voltage VM 16V maximum operating range Output current Iout 1 5A max PWM control Built in oscillation circuit External resistor Soft switching drive Lock protection Automatic recovery Quick start Built in hall bias Rotation Speed Detection FG and Lock Detection RDO Output Current limit function Buil...

Page 3: ...2013 10 17 2 Block Diagram Application circuit 5V Regulator Control Logic Pre Driver TSD M Lock Protection OSC Hall Ele OUT1 OUT2 FG RDO RS VM GND OSCR VMI LA HM HP VREG 7bit A D VOFF ISD VSOFT VSP 0 1uF 24kΩ 0 1μF ...

Page 4: ...TC78B002FNG 2013 10 17 3 Pin Assignment VMI LA VOFF VSOFT 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VM GND RS VSP FG OUT1 OUT2 OSCR VREG HP HM RDO ...

Page 5: ...put pin for lock detection 6 OUT1 Motor output pin 1 7 GND Connection pin for ground 8 RS Connection pin for detecting resistor of output current 9 VM Power supply pin 10 OUT2 Motor output pin 2 11 FG Rotating output pin 12 VSP Setting pin for output duty 13 VOFF Setting pin for OFF term in switching conducting phase 14 LA Setting pin for lead angle 15 VMI Setting pin for minimum output duty 16 VS...

Page 6: ...ay result injury by explosion or combustion Please use the IC within the specified operating ranges Note 1 VMI VSP VSOFT VOFF and LA pins Note 2 OUT1 OUT2 FG and RDO pins Note 3 Power dissipation must not be exceed Note 4 Mounted on a glass epoxy board Package Power Dissipation 1 When mounted on the board 40mm 30mm 1 6mm 2 layers FR 4 board Rth j a 130 W 2 IC only Rth j a 400 W Operating Ranges Ta...

Page 7: ...SP 3 2V VMI 0V or VMI 3 2V VSP 0V 70 80 90 VSP threshold VAD L Threshold voltage of stopping output 0 5 0 55 V VAD H Threshold voltage of full output 3 9 4 3 VSP response time TVSP Design target value Note 1 10 ms Internal oscillation frequency fOSC ROSC 24kΩ Measured by internal divided frequency 8 10 12 MHz PWM frequency fPWM ROSC 24kΩ 20 25 30 kHz Pin input current IIN VSP VMI VSOFT VOFF and LA...

Page 8: ...urrent protection TISDOFF Design target value Note 1 100 ms Operating temperature of thermal shutdown circuit TSD Junction temperature Design target value Note 1 170 Hysteresis of thermal shutdown circuit ΔTSD Design target value Note 1 40 ON time of lock detection TON ROSC 24kΩ Design target value Note 1 0 32 0 4 0 48 s OFF time of lock detection TOFF ROSC 24kΩ Design target value Note 1 3 2 4 4 ...

Page 9: ...V 125 25 40 OperationVoltage Range 40 25 125 4 6 4 7 4 8 4 9 5 0 2 4 6 8 10 VREG output voltage V REG V Output Current IVREG mA 125 25 40 2 3 4 5 6 0 2 4 6 8 10 VREG output voltage V REG V Output Current IVREG mA 18V 12V 3 5V 0 1 2 3 4 0 0 3 0 6 0 9 1 2 1 5 Ouput ON resistance R ON H L Ω Output Current IOUT A 125 25 40 0 1 2 3 4 0 0 3 0 6 0 9 1 2 1 5 Ouput ON resistance R ON H L Ω Output Current I...

Page 10: ...0 2 4 6 8 10 FG low voltage V OUT L V Output Current IFG RDO mA 125 25 40 0 0 2 0 4 0 6 0 8 1 0 2 4 6 8 10 FG low voltage V OUT L V Output Current IFG RDO mA 3 5V 12V 8 9 10 11 12 3 6 9 12 15 18 Internal oscillation frequency f OSC MHz Supply voltage VM V 125 25 40 OperationVoltage Range 0 28 0 29 0 3 0 31 0 32 3 6 9 12 15 18 Current limit detecting voltage V RS V Supply voltage VM V 125 25 40 Ope...

Page 11: ...ut pin In phase input voltage range 0V to VREG 1 5V VSP VMI LA Control voltage input pin VSOFT VOFF Control voltage input pin VREG Voltage output pin VREG 5V typ FG RDO Digital output pin Open drain output It should be pulled up externally to output High VSP VMI LA FG RDO HP HM VREG VREG VSOFT VOFF VREG VREG VM ...

Page 12: ...TC78B002FNG 2013 10 17 11 Pin name I O signal Equivalent circuit VM OUT1 OUT2 RS Motor output pin OSCR Connection pin for resistor of oscillation circuit OUT1 OUT2 VM RS 0 3V OSCR VREG VREG ...

Page 13: ...P HM OUT1 OUT2 FG RDO Mode H L L PWM OFF L Rotating Note 1 L H PWM L L L H L L OFF OFF Current limit drive Note 2 L H OFF L L OFF OFF OFF Lock protection Note 3 OFF OFF Thermal shutdown Note 1 Conducting phase is switched by the hall input signal FG signal is outputted according to the phase switching Conducting timing may be preceded depending on the lead angle set Note 2 Upper power transistor i...

Page 14: ... L Duty 0 VAD L VSP VMI VAD H Below figure 17 127 to 116 127 VAD H VSP VMI VREG Duty 100 117 127 to 127 127 PWM duty indicates the peak value of output because this circuit has a soft switching function 3 Hall Input Signal Characteristics of hall signal shown below are inputted to the hall input pin Duty Vsp 100 0 VAD L VAD H Vsp 100 0 VMI Duty VAD L VAD H HP HM ホール入力電圧範囲 VREG VREG 1 5V GND HP HM ...

Page 15: ...ce Output starts when VSP pin at the voltage of VAD L or more In order to ensure the starting torque PWM output is 50 duty when the motor rotating speed is lower than 5Hz typ When output phase is switched during startup sequence PWM OFF term of 1ms typ is inserted to reduce the regenerating current to the power supply VM RF M RS VM RF M RS VM RF M RS PWM ON PWM ON OFF PWM ON VM RF M RS VM RF M RS ...

Page 16: ...efore all output power transistors are turned off the time until the edge of FG signal is detected twice or the frequency of 5 Hz or less is detected is defined PWM OFF term VSP FG OUT1 OUT2 0 5V OFF Hi Z OFF Hi Z OFF Hi Z VSP FG OUT1 OUT2 0 5V OFF Hi Z OFF Hi Z OFF Hi Z Detecting 5Hz or less 0 55V 0 55V ...

Page 17: ... Soft switching operates in the period other than the OFF term and output PWM duty changes by 16 steps in maximum Voltage of VSOFT Voltage of VOFF It does not have the term of soft switching operation which changes the duty but it has the OFF term OFF term Toff is determined by the time of the prior hall signal 180 and the voltage of VOFF pin During OFF term the sate of the power transistor is in ...

Page 18: ...tep VSOFT V Term 1 0 00 0 0 12 1 51 30 9 23 3 02 61 9 2 0 14 2 8 13 1 65 33 8 24 3 15 64 7 3 0 27 5 6 14 1 78 36 6 25 3 29 67 5 4 0 41 8 4 15 1 92 39 4 26 3 43 70 3 5 0 55 11 3 16 2 06 42 2 27 3 56 73 1 6 0 69 14 1 17 2 19 45 0 28 3 70 75 9 7 0 82 16 9 18 2 33 47 8 29 3 84 78 8 8 0 96 19 7 19 2 47 50 6 30 3 98 81 6 9 1 10 22 5 20 2 60 53 4 31 4 11 84 4 10 1 23 25 3 21 2 74 56 3 32 4 25 87 2 11 1 3...

Page 19: ...VOFF V Term 1 0 00 0 0 12 1 51 30 9 23 3 02 61 9 2 0 14 2 8 13 1 65 33 8 24 3 15 64 7 3 0 27 5 6 14 1 78 36 6 25 3 29 67 5 4 0 41 8 4 15 1 92 39 4 26 3 43 70 3 5 0 55 11 3 16 2 06 42 2 27 3 56 73 1 6 0 69 14 1 17 2 19 45 0 28 3 70 75 9 7 0 82 16 9 18 2 33 47 8 29 3 84 78 8 8 0 96 19 7 19 2 47 50 6 30 3 98 81 6 9 1 10 22 5 20 2 60 53 4 31 4 11 84 4 10 1 23 25 3 21 2 74 56 3 32 4 25 87 2 11 1 37 28 ...

Page 20: ... to 4 of output PWM duty determined by the voltage of VSP pin Its number of steps is 16 in maximum In case the term of soft switching operation is 22 5 or less number of steps is less than16 in the soft switching term The relation of steps of soft switching and the output PWM duty ratio is shown below Step Output ratio Step Output ratio Step Output ratio 1 4 7 59 13 94 2 14 8 67 14 97 3 25 9 74 15...

Page 21: ...ed into 32 steps and lower 17 steps are used LA 0V Lead angle 0 LA VADC Lead angle 22 5 In case of inputting the voltage of VADC or more Step LA V Lead angle Step LA V Lead angle Step LA V Lead angle 0 0 00 0 0 6 0 82 8 4 12 1 65 16 9 1 0 14 1 4 7 0 96 9 8 13 1 78 18 3 2 0 27 2 8 8 1 10 11 3 14 1 92 19 7 3 0 41 4 2 9 1 23 12 7 15 2 06 21 1 4 0 55 5 6 10 1 37 14 1 16 2 19 22 5 5 0 69 7 0 11 1 51 15...

Page 22: ... protection is cleared and the RDO signal outputs low again 11 Quick Start During TOFF of lock protection lock protection is cleared when the voltage of VSP pin is set to VAD L or less When VAD L or more is applied to the VSP pin again the motor restarts operating quickly without waiting for the end of the TOFF term Because the voltage of VSP pin is detected through A D circuit the voltage of VSP ...

Page 23: ...WM OFF state by turning off the upper output power transistor The operation resumes at the next PWM ON timing Masking time is configured to avoid malfunction by noise In case HP L and HM H Current value which over current protection operates IOUT Over current detection voltage VRS Detection resistance RF RS端子 電圧 電流リミット 検出期間 2us OUT1 OUT2 内部 PWM 0 3V typ OFF Hi Z OFF Hi Z OFF Hi Z OFF Hi Z 1 5μs Vo...

Page 24: ...otection is 2 5A Masking term of 2 μs typ is configured to avoid malfunction by noisy pulse current 14 Thermal Shutdown Circuit TSD Thermal shutdown circuit TSD operates when Tj rises to 170 typ or more All output power transistors are turned off after a 1ms typ PWM OFF term during which upper output power transistor is turned off The operation resumes when the temperature falls to 130 typ or less...

Page 25: ...TC78B002FNG 2013 10 17 24 Package Dimensions SSOP16 P 225 0 65B Unit mm ...

Page 26: ...w in case of over current and or IC failure The IC will fully break down when used under conditions that exceed its absolute maximum ratings when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load causing a large current to continuously flow and the breakdown can lead smoke or ignition To minimize the effects of the flow of a large current in case of bre...

Reviews: