1
Features
1.1
Block Diagram
32-bit Peripheral bus
ADC
Timing and channel
controller
Comparator
CMPUDATA
Interrupt to CPU
CMPTGT
CMPLDATA
Interrupt
controller
10-bit
Analog-to-digital
converter
6 to 1 Analog input
selector
ADC_CH0
ADC_CH1
ADC_CH2
ADC_CH3
ADC_CH4
ADC_CH5
ADCTL
AD1DAT
AD2DAT
AD4DAT
AD3DAT
AD5DAT
AD0DAT
SETDIV
CHSEL
EMUCTRL
SPRUFI7-001
User's Guide
SPRUFI7 – March 2009
Analog to Digital Converter (ADC) Interface
DM36x has a 6-channel, 10-bit analog-to-digital converter (ADC) interface. The CPU communicates to the
ADC interface using 32-bit-wide control registers accessible via the internal peripheral bus.
The DM36x ADC interface has following features:
•
Supports six configurable analog Input
•
Supports for successive approximation type 10-bit, A-D converter
•
Programmable sampling / conversion time (base clock is AUXCLK)
•
Supports channel select by auto scan conversion
•
Supports mode select by one-shot mode or free-run mode
•
Programmable setup (Idle) period to secure A/D sampling start time
•
Supports the clock stop signals to connect the PSC
Figure 1
shows the data path and control path of ADC interface.
Figure 1. ADC IF Block Diagram
Analog to Digital Converter (ADC) Interface
8
SPRUFI7 – March 2009
Submit Documentation Feedback
