Texas Instruments TLV840EVM, User Manual, Page: 1 / 18

1 SNVU704 – February 2020
Submit Documentation Feedback
Copyright © 2020, Texas Instruments Incorporated
TLV840EVM Voltage Supervisor User Guide
User's Guide
SNVU704 – February 2020
TLV840EVM Voltage Supervisor User Guide
This user guide describes the TLV840EVM evaluation module (EVM). This guide contains the EVM
schematic, bill of materials (BOM), assembly drawing, and top and bottom board layouts.
Contents
1 Introduction
...................................................................................................................
3
1.1 Related Documentation
............................................................................................
4
1.2 TLV840 Applications
...............................................................................................
4
2 Schematic, Bill of Materials, and Layout
.................................................................................
4
2.1 TLV840EVM Schematic
............................................................................................
5
2.2 TLV840EVM Bill of Materials
......................................................................................
6
2.3 Layout and Component Placement
...............................................................................
7
3 EVM Connectors
.............................................................................................................
9
3.1 EVM Test Points
....................................................................................................
9
3.2 EVM Jumpers
.......................................................................................................
9
4 EVM Setup and Operation
...............................................................................................
10
4.1 Input Power (V
DD
)
..................................................................................................
10
4.2 Monitoring Voltage on VDD
......................................................................................
10
4.3 Reset Output (RESET)
...........................................................................................
11
4.4 Reset Time Delay Programming (Program t
D
via CT)
........................................................
11
List of Figures
1 TLV840EVM Board Top
....................................................................................................
3
2 TLV840EVM Board Bottom
.................................................................................................
4
3 TLV840EVM Schematic
....................................................................................................
5
4 Component Placement—Top Assembly
..................................................................................
7
5 Component Placement—Bottom Assembly
..............................................................................
7
6 Layout—Top
..................................................................................................................
7
7 Layout—Bottom
..............................................................................................................
7
8 Top Layer
.....................................................................................................................
7
9 Bottom Layer
.................................................................................................................
7
10 Top Solder Mask
.............................................................................................................
8
11 TLV840EVM RESET Asserted Due to MR Pulled Low
...............................................................
10
12 TLV840EVM RESET Deasserted Due to MR Pulled High, C
T
Floating
.............................................
10
13 TLV840EVM Glitch Immunity
.............................................................................................
10
14 TLV840EVM RESET Delay Time (t
D
) with C
T
Tied to GND Through 0.1-µF Capacitor
...........................
12
15 TLV840EVM RESET Delay Time (t
D
) with C
T
Tied to GND Through 0.01-µF Capacitor
.........................
12
16 TLV840EVM RESET Delay Time (t
D
) with C
T
Floating
................................................................
12
List of Tables
1 BOM
..........................................................................................................................
6
2 Test Points
....................................................................................................................
9
3 List of Onboard Jumpers
...................................................................................................
9
4 Nominal Supply and Typical Threshold Voltages
......................................................................
10