
Hardware and EVM Setup for Testing PGA5807A
3.1
External Connections
The connections shown in
should be made for proper hardware setup (
Note: Testing the LVDS
interface between the PGA5807A EVM and the TSW1400 EVM can be performed by testing the
ADS5296A which comes installed on the PGA5807A EVM. Using a RAMP test pattern function that is
generated within the ADS5296A along with the on-board 80-MHz crystal oscillator (XTAL) that provides
the ADC sampling clock, the LVDS interface can be tested with no signal generators required. This
configuration is only recommended for testing the RAMP function as low phase noise filtered signal
sources must be provided to the ADC clock input and the ADC analog inputs or PGA5807A analog inputs
for measuring device performance. Also, the on-board XTAL providing the sampling clock to the ADC
provides a 3.3-V signal at its output. This signal level exceeds the maximum voltage rating of the
ADS5296A clock input port. Therefore, if EVM jumpers are configured such that the ADC clock port
is single-ended, the clock input signal will exceed the maximum voltage rating of the device. This
is not a problem for evaluation purposes but could have long-term reliability consequences on the
device and is, therefore, not a recommended implementation)
.
Figure 19. TSW1400 and PGA5807A Setup
1. Mate the TSW1400 EVM at connector
J4
to the PGA5807A EVM at connector
J1
through the high-
speed ADC interface connector.
2. Connect the DC +5-V output of the provided AC-to-DC power supply to
J12 (+5V_IN)
of the TSW1400
EVM and the input of the power supply cable to a 110–230 VAC source.
3. C5-V DC power supply leads to connectors
J21 (+5V)
and
J26 (GND)
of the PGA5807A EVM.
4. Connect –5-V (negative) DC power supply leads to connectors
J26 (–5V)
and
J26 (GND)
of the
PGA5807A EVM. (
Note: a negative supply is only needed for testing the PGA5807A in stand-alone
mode where the output of the PGA5807A can be monitored at the output of on-board op-amps.
)
5. Connect the USB cable from the PC to
J32 (USB)
of PGA5807A EVM
6. Connect the USB cable from the PC to
J5 (USB_IF)
of the TSW1400 EVM. (
Note: it is recommended
that the PC USB port be able to support USB2.0. If unsure, always chose the USB ports at the back of
the PC chassis over ones located on the front or sides.
)
7. Supply an ADC sampling clock signal to the SMA
J5 (CLK_IN)
of the PGA5807A EVM for the
ADS5296A but disable the output as the initial RAMP test does not require this clock (that is, +5dBm,
80MHz).
15
SLAU538 – October 2013
PGA5807A, 8-Channel, High-Bandwidth, Analog Front-End Evaluation
Module
Copyright © 2013, Texas Instruments Incorporated