Hardware and EVM Setup for Testing PGA5807A
3
Hardware and EVM Setup for Testing PGA5807A
This section outlines the external connections required for PGA5807A EVM as well as the default
configuration of the EVM’s 3-pin headers and 0-
Ω
jumper resistors with an explanation of configuration
options. The EVM is delivered with three unique signal path configurations available to the user with only
header changes required to the EVM. These configurations are PG ADS5296A (
PGA + ADC
),
PGA5807A only (
PGA Input/Output
), and ADS5296A only (
ADC Input
).
highlights which SMAs
are to be used for each configuration. (
Note: The PGA5807A output channels do not numerically match
the input channels of the ADS5296A, hence, there is a mapping from one to the other. The silkscreen
designators are named in such a way as to describe the mapping. For instance, the signal input to
channel 1 of the PGA5807A at SMA J10 will be captured on channel 5 at the output of the ADC, hence,
the designator name for SMA J10
,
CH5 (PGA_CH1)
.)
Figure 18. PGA5807A EVM Configuration
14
PGA5807A, 8-Channel, High-Bandwidth, Analog Front-End Evaluation
SLAU538 – October 2013
Module
Copyright © 2013, Texas Instruments Incorporated