Public Version
www.ti.com
Display Subsystem Register Manual
Table 7-407. Register Call Summary for Register DSI_RX_FIFO_VC_FULLNESS
Display Subsystem Basic Programming Model
•
Display Subsystem Register Manual
•
DSI Protocol Engine Register Mapping Summary
Table 7-408. DSI_VM_TIMING4
Address Offset
0x0000 0080
Physical Address
0x4804 FC80
Instance
DSI_PROTOCOL_ENGINE
Description
VIDEO MODE TIMING REGISTER This register defines the video mode timing.
Type
RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
RESERVED
HSA_HS_INTERLEAVING
HFP_HS_INTERLEAVING
HBP_HS_INTERLEAVING
Bits
Field Name
Description
Type
Reset
31:24
RESERVED
Write 0s for future compatibility.
RW
0x00
Reads returns 0.
23:16
HSA_HS_INTERLEAVING
Defines the number of TxByteClkHS cycles that can be used
RW
0x00
for interleaving high-speed command mode packet into Video
Mode stream during HSA blanking period.
The supported values are from 0 to 255.
15:8
HFP_HS_INTERLEAVING
Defines the number of TxByteClkHS cycles that can be used
RW
0x00
for interleaving high-speed command mode packet into Video
Mode stream during HFP blanking period.
The supported values are from 0 to 255
7:0
HBP_HS_INTERLEAVING
Defines the number of TxByteClkHS cycles that can be used
RW
0x00
for interleaving high-speed command mode packet into Video
Mode stream during HBP blanking period.
The supported values are from 0 to 255
Table 7-409. Register Call Summary for Register DSI_VM_TIMING4
Display Subsystem Functional Description
•
HS Command Mode Interleaving Programming Model
:
Display Subsystem Basic Programming Model
•
Display Subsystem Register Manual
•
DSI Protocol Engine Register Mapping Summary
Table 7-410. DSI_TX_FIFO_VC_EMPTINESS
Address Offset
0x0000 0084
Physical Address
0x4804 FC84
Instance
DSI_PROTOCOL_ENGINE
Description
Defines the emptiness of each space allocated for each VC.
Type
R
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
VC3_FIFO_EMPTINESS
VC2_FIFO_EMPTINESS
VC1_FIFO_EMPTINESS
VC0_FIFO_EMPTINESS
1939
SWPU177N – December 2009 – Revised November 2010
Display Subsystem
Copyright © 2009–2010, Texas Instruments Incorporated