
www.ti.com
DAC8742HEVM Hardware Overview
7
SLAU700A – June 2017 – Revised November 2017
Submit Documentation Feedback
Copyright © 2017, Texas Instruments Incorporated
DAC8742H Evaluation Module
4
DAC8742HEVM Hardware Overview
The subsequent sections provide detailed information on the EVM hardware, and jumper configuration
settings.
Table 4
displays the default configurations of all jumper connections on the DAC8742HEVM.
Connect the USB extender cable from the USB2ANY to the PC.
Table 4. Default Jumper Settings
Jumper
Position
Description
JP1
Shunt on 1 – 2
HART: Connects to 3.6864-MHz external crystal
JP2
Shunt on 1 – 2
HART: Connects to 3.6864-MHz external crystal
JP4
Shunt on 2 – 3
Connects TS5N412PW device
JP5
Populate
HART: Connects IOVDD to AVDD for single supply
operation
JP6
Shunt on 1 – 2
Connects IOVDD to USB2ANY 3.3-V supply
JP8
Populate
HART: Connects to 0.022-µF load capacitor
JP9
Shunt on 2 – 3
HART: Connects to MOD_IN
JP10
Shunt on 2 – 3
HART: Connects to 2200 pF
JP11
Shunt on 1 – 2
HART: Connects to 2200 pF
JP14
Shunt on 2 – 3
CLK_CFG1 set to GND
JP16
Shunt on 5 – 6
HART: Connects to 680 pF
JP17
Populate
CLK_CFG0 set to GND
JP20
Shunt on 1 – 2
/XEN set to GND
4.1
Electrostatic Discharge Warning
Many of the components on the DAC8742HEVM are susceptible to damage by electrostatic discharge
(ESD). Customers are advised to observe proper ESD handling precautions when unpacking and handling
the board, including the use of a grounded wrist strap at an approved ESD workstation.
4.2
Connecting the Hardware
To connect the USB2ANY to the EVM board, align and firmly connect the keyed ribbon connector to the
J2 connector. Verify the connection is snug, as loose connections may cause intermittent operation.
4.3
DAC8742HEVM Power Configurations
The DAC8742HEVM provides electrical connections to the device supply pins. The connectors and
optional configurations are shown in the
Table 5
.
Table 5. DAC8742HEVM Power Supply Configuration
Connector
Connection Type
Description
J3
AVDD terminal block
Connects external supply to AVDD net
J4
IOVDD terminal block
Connects external supply to IOVDD net
JP5
Shunt connection
Connects AVDD to IOVDD
JP6
Shunt (1 – 2)
Connects USB2ANY 3.3 V to IOVDD
Shunt (2 – 3)
Connects IOVDD net to J4 terminal block
USB2ANY can supply IOVDD and AVDD by populating the JP6 shunt to position (1 – 2) and connecting
shunt J5.