
7 Data \ MODE
ADS126xEVM Software
3.4.7
Tab 7: Data \ MODE (ADS1263 only)
Use tab 7, as shown in
, to enable or disable ADC2 data collection, and select whether ADC1 or
ADC2 data are displayed in the test plugin. This tab is only visible when the ADS1263EVM is connected.
Figure 23. Tab 7 Settings
To start ADC2 conversions and read back data from ADC2,
Data Collection Mode
must be set to
ADC1 +
ADC2
. This setting enables the
ADC Data to Test Plug-in
control. The
ADC Data to Test Plug-in
controls
whether data from ADC1 or ADC2 appear in the test plugin for evaluation.
ADC1 and ADC2 data do not have the same LSB size and likely contain different sample sizes; therefore,
the software is only able to evaluate one data set at a time. If
ADC1
is selected in the
ADC Data to Test
Plug-in
section, ADC1 data appear in the test plugin panel to the right, and the
ADCx Data
graph displays
data from ADC2. Conversely, if
ADC2
is selected in the
ADC Data to Test Plug-in
control, ADC2 data
appear in the test plugin panel, and ADC1 data appear in the
ADCx Data
graph. However, it is possible to
switch between ADC1 and ADC2 data sets in the test plugin without having to reacquire new data. After
acquiring ADC1 and ADC2 data (with
Data Collection Mode
set to
ADC1 + ADC2
), switch
ADC Data to
Test Plug-in
to the other ADC. A button with the text
Swap EVM & Test Plugin Data?
appears. Click the
Swap EVM & Test Plugin Data?
button and then click
Acquire
. This procedure takes the existing ADC
data sets and swaps them between the
ADCx Data
graph and the test plugin.
NOTE:
In ADCPro, when
Data Collection Mode
is set to
ADC1 + ADC2
, the data rate for ADC1
must be greater than or equal to two times the ADC2 data rate.
The firmware must poll the STATUS byte for new ADC2 data every time new ADC1 data are
ready. ADC1 data are ready when the DRDY signal goes low, but there is no DRDY signal to
indicate that new ADC2 is ready. As a result of this behavior, ADC2 data are lost if this
requirement is not satisfied.
26
ADS126xEVM-PDK
SBAU206 – April 2015
Copyright © 2015, Texas Instruments Incorporated