
4 Device Configuration
The ADC device is programmable through the serial programming interface (SPI) bus accessible through the
FTDI USB-to-SPI converter located on the EVM. A GUI is provided to write instructions on the bus and program
the registers of the ADC device.
For more information about the registers in the ADC device, see the
ADC12DJ5200RF device data sheet
.
4.1 Supported JESD204C Device Features
The ADC device supports some configuration of the JESD204C interface. Due to limitations in the
TSW14J57EVM firmware, all JESD204C link features of the ADC device are not supported.
lists
the supported and non-supported features.
Table 4-1. Supported and Non-Supported Features of the JESD204C Device
JESD204C Feature
Supported by ADC Device
Supported by TSW14J57EVM
Supported by TSW14J58EVM
Number of lanes per link (L)
L = 1, 2, 3, 4, 6, 8 supported
L = 1, 2, 3, 4, 6, 8 supported
Total number of lanes active
2, 4, 6, 8, 12, 16
2, 4, 6, 8, 12, 16
2, 4, 6, 8, 12, 16
Number of frames per
multiframe (K)
K
min
K
max
= 256, K
step
= 1 or 2
Most values of K supported, constrained
by requirement that
K × F = 4
n
Most values of K supported, constrained
by requirement that
K × F = 4
n
Scrambling
Supported
Supported
Supported
Test patterns
PRBS7, PRBS9, PRBS15, PBRS23,
PRBS31, Ramp, Transport Layer test,
D21.5, K28.5, Repeat ILA, Modified
RPAT, Serial Out 0, Serial Out 1, Clock
test, ADC Test Pattern
ILA, Ramp, Long/Short Transport
ILA, Ramp, Long/Short Transport
Speed
Lane rates from 0.8 to 17.12 Gbps
Lane rates from 2 to 15 Gbps
ƒ
(SAMPLE)
parameter must be properly set
in HSDC Pro GUI.
Lane rates from 0.6 to 17.16Gbps
ƒ
(SAMPLE)
parameter must be properly set
in HSDC Pro GUI.
(1)
Dependent on bypass or decimation mode and output rate selection. Always disable the JESD204 block before changing any of the
JESD204C settings. Once the settings are changed, re-enable the JESD204 block.
4.2 Tab Organization
Control of the ADC device features are available in the EVM, Control, JESD204C, NCO Configuration tabs.
Device Configuration
SLAU640A – APRIL 2019 – REVISED JUNE 2021
ADCxxDJxx00RF Evaluation Module
13
Copyright © 2021 Texas Instruments Incorporated