7,3 8VHU 0DQXDO 9HUVLRQ
,Q GLIIHUHQWLDO PRGH RQO\ FKDQQHOV WR PD\ EH VHOHFWHG ,Q WKLV PRGH
FKDQQHOV WR DUH XVHG DV LQSXW IRU FKDQQHOV WR
5.1.1.2. ADC Gain Selection
Bit 5 and bit 6 of the ADCCSR are used to program the gain of the input amplifier. These bits are write only.
*$,1
*DLQ 6HOHFWLRQ
7,3
7,3
*
*
*$,1
*
*
*
*
*
Figure 5: ADCCSR Input Gain Selection
5.1.1.3. ADC Automatic Settling Time Control
If the write only bit 7 of the ADCCSR is set to ’1’, the automatic control of the settling time is enabled. In this mode
a data conversion is initiated by writing to the ADCCSR, but however is automatically delayed by hardware until
the gain depended settling time has expired.
$67&(
$XWRPDWLF 6HWWOLQJ 7LPH &RQWURO (QDEOH
Figure 6: ADCCSR Automatic Settling Time Control
7,3
*DLQ
*DLQ
*DLQ XVHF
XVHF
XVHF
*DLQ
*DLQ
*DLQ XVHF
XVHF
XVHF
XVHF
*DLQ
7,3
Figure 7: Table of Settling Time
5.1.1.4. ADC Interrupt Enable
The write only bit 8 of the ADCCSR is used to enable interrupt generation of the module. If this bit is set to ’1’
an interrupt is always initiated, whenever a data conversion has been completed. If the module is not in the mode
of automatic settling time control an additional interrupt is being generated when the settling time has been elap-
sed after writing to the ADCCSR.
Summary of Contents for TIP850
Page 2: ...7 3 8VHU 0DQXDO 9HUVLRQ...