TechNexion EDM1-IMX6PLUS, Hardware Manual

Page: 14 / 83

EDM1-IMX6PLUS HARDWARE MANUAL
– VER 1.00 – NOV 16 2016
Page 14 of 83
2. Core Components
2.1. NXP i.MX6 Cortex-A9 Multi-core Processor
The NXP i.MX6 processor is an implementation of the Single/Dual/Quad/Quadplus
ARM Cortex™-A9
core, which operates at frequencies up to 1.2 GHz. The i.MX6 provides a variety of interfaces and
supports the following main features:

Single / Dual / Quad Core ARM Cortex
™
-A9. Core configuration is symmetric, where each core
includes:
o
32 KByte L1 Instruction Cache
o
32 KByte L1 Data Cache
o
Private Timer and Watchdog
o
Cortex-A9 NEON MPE (Media Processing Engine) Co-processor

Level 2 Cache
—
Unified instruction and data (up to 1 MByte)

General Interrupt Controller (GIC) with 128 interrupt support

Global Timer

Snoop Control Unit (SCU)

NEON MPE coprocessor:
o
SIMD Media Processing Architecture
o
NEON register file with 32x64-bit general-purpose registers
o
NEON Integer execute pipeline (ALU, Shift, MAC)
o
NEON dual, single-precision floating point execute pipeline (FADD, FMUL)
o
NEON load/store and permute pipeline

Integrated Power Management unit:
o
Temperature Sensor for monitoring the die temperature
o
DVFS techniques for low power modes
o
Flexible clock gating control scheme

Multimedia Hardware Accelerators
Figure 6
– NXP i.MX6 Processor Blocks