K11414;5/20
- 5 -
[Table of Camera Link bit assignment] (showing correspondence relation between before and after encoding)
Camera Link port
(Node name)
Camera signal
name
I/O
Remark
Strobe
CLK
O
Pixel clock
LVAL
LDV
O
Horizontal synchronous timing
FVAL
FDV
O
Vertical synchronous timing
DVAL
-
O
(Fixed to H level)
Spare
-
O
(Fixed to H level)
1
0
BI
T
O
U
T
PU
T
PORTA0 / PORTC0
D00
O
Lowermost data
PORTA1 / PORTC1
D01
O
PORTA2 / PORTC2
D02
O
(Lowermost data at 8 bit scale)
PORTA3 / PORTC3
D03
O
PORTA4 / PORTC4
D04
O
PORTA5 / PORTC5
D05
O
PORTA6 / PORTC6
D06
O
PORTA7 / PORTC7
D07
O
PORTB0 / PORTB4
D08
O
PORTB1 / PORTB5
D09
O
Uppermost data
PORTB2,3,6,7
O
(Fixed to L level)
CC1
Vinit2
I
Asynchronous shutter trigger
CC2
(reserved)
I
(Reserved for future products)
CC3
(reserved)
I
(Reserved for future products)
CC4
(reserved)
I
(Reserved for future products)
SerTFG
TXD
O
URAT transmission data (Same timing as conventional RS-232C)
SerTC
RXD
I
URAT reception data (Same timing as conventional RS-232C)
* The port assignment is in conformity to “Base Configuration”, the standard of Camera Link.
Fixing screw × 2
Twin-Ax cable
MDR-26 Twin-Ax cable harness (male)
MDR-26 Twin-Ax cable harness (male)
Fixing screw × 2
External view of Camera Link cable assembly