Supero P4DCE Plus II, User Manual

Page: 3 / 95

Preface
About This Manual
T h i s m a n u a l i s w r i t t e n f o r s y s t e m i n t e g r a t o r s , P C t e c h n i c i a n s a n d
knowledgeable PC users. It provides information for the installation and use
of the SUPER P4DC6/P4DC6+/P4DC6+II/P4DCE/P4DCE+/P4DCE+II mainboard.
The SUPER P4DC6/P4DC6+/P4DCE/P4DCE+ supports both single and dual
Intel
®
603-pin Xeon
TM
1.40 - 2.40 GHz processors at a front side bus speed
of 400 MHz and data channel RAMBUS technology yielding a 3.2 GB data
transfer bandwidth. The SUPER P4DC6+II/P4DCE+II supports single and dual
Intel
®
603-pin Xeon
TM
processors of up to 2.80 GHz at the same front side
bus speed and memory size. Please refer to the motherboard specifica-
tions pages on our web site (http://www.supermicro.com/Product_page/
product-m.htm) for updates on supported processors. This product is in-
tended to be professionally installed.
Manual Organization
Chapter 1 includes a checklist of what should be included in your
mainboard box, describes the features, specifications and performance of
the SUPER P4DC6/P4DC6+/P4DC6+II/P4DCE/P4DCE+/P4DCE+II mainboard and
provides information about the Intel 860 chipset.
Chapter 2 begins with instructions on handling static-sensitive devices.
Read this chapter when you want to install the processors, the RDRAM
memory modules into the RIMM slots and for mounting the mainboard in the
chassis. Also refer to this chapter when you want to connect floppy/hard
disk drives, the IDE or SCSI interfaces, the Adaptec SCSI RAID card, the
parallel and serial ports and the twisted wires for the power supply, the
reset button, the keylock/power LED and the keyboard.
If you encounter any problems see Chapter 3, which describes trouble-
shooting procedures for the video, the memory and the setup configuration
stored in CMOS. For quick reference, a general FAQ (Frequently Asked
Questions) section is provided.
Chapter 4 covers the AwardBIOS setup and options.
The Appendices list the BIOS POST messages, POST codes and beep
codes.
iii
Preface