Supermicro SUPERSERVER 4028GR-TR, User Manual

Page: 58 / 140

5-10
SUPERSERVER 4028GR-TR(T)(2) User's Manual
Figure 5-4. X10DRG-O(T)+ Layout
5-6 Motherboard Details
Notes
Jumpers not indicated are for test purposes only.
" " indicates the location of Pin 1.
The X10DRG-OT+ supports two X540-based 10G LAN ports, the X10DRG-O+
supports two I350-based 1G LAN ports.
LE2
1
1
10G SAN MAC
BIOS
LICENSE
SP1
JBT1
SW1
J31
J32
JSPK1
JL1
JPB1
JVRM1
JPG1
JVRM2
J1
JPW22
JPW21
JPW24
JPW23
JPW18
JPW14 JPW16
JPW15
JPW13
JPW3
JPW6 JPW12
JPW4
LE1
LEDM1
I-SGPIO1
I-SGPIO2
S-SGPIO
JTP
M1
JF1
FAN4
FAN8
FAN3
FAN7
FAN2 FAN5 FAN1
JSD2
JSD1
S-SA
TA3
S-SA
TA2
S-SA
TA1
S-SA
TA0
I-SA
TA5
I-SA
TA4 I-SA
TA3
I-SA
TA1
I-SA
TA2
I-SA
TA0
BT1
1G/10G MAC CODE
X10DRG-O+-CPU
Rev. 1.00
IPMI CODE
BAR CODE
USB7/8
(3.0)
USB5/6
(3.0)
USB4
P2 DIMMH3
P2 DIMMG3
P2 DIMME3 P2 DIMMF3
P1 DIMMC3
P1 DIMMD3
P1 DIMM
A3
P1 DIMMB3
USB0/1
USB2/3
JWD1
P1 DIMMC1
P2 DIMME1
COM1
P1 DIMMC2 P1 DIMMD1
P2 DIMME2
P1 DIMMD2
P2 DIMMF1 P2 DIMMF2
P1 DIMMB2
P2 DIMMH2
P1 DIMMB1 P1 DIMM
A2
P2 DIMMH1
P1 DIMM
A1
P2 DIMMG2 P2 DIMMG1
CPU2
CPU1
VGA
IP
MI_LAN
LAN2 LAN1
JP
ME2
JBR1
JPW7 JPW5
JPL1
JPW17
FAN6
J33
Battery
J34
1
1
LAN
CTRL
BMC
PCH