Supermicro 7044H-82, User Manual

Page: 82 / 124

7-12
S
UPER
S
ERVER 7044H-82R/7044H-X8R/7044H-82 User's Manual
DRAM Data Integrity Mode
If enabled, this feature allows the data stored in the DRAM memory to be
integrated for faster data processing. The options are 72-bit ECC, 144-
bit ECC, Auto and Disabled.
ECC Error Type
This setting lets you select which type of interrupt to be activated as a
result of an ECC error. The options are None , NMI (Non-Maskable
Interrupt), SMI (System Management Interrupt) and SCI (System Control
Interrupt.)
Advanced Chipset Control
Access the submenu to make changes to the following settings.
Clock Spectrum Feature
If "Enabled", BIOS will monitor the level of Electromagnetic Interference
caused by the components and will attempt to decrease the interference
whenever needed. The options are Enabled and Disabled .
Large Disk Access Mode
This setting determines how large hard drives are to be accessed. The
options are DOS or Other (for Unix, Novelle NetWare and other operating
systems).
Force Compliance Mode
If enabled, this feature sets the device specified to comply with the PCI-
Express Compliance 1.0 Mode. The options are: Disabled and
Enabled.
Memory RAS Feature Control
Select this option to enable the Memory RAS Feature Control.The options
are Standard , Sparing, and Mirroring.