Supermicro 5015M-T, User Manual

Page: 79 / 118

Chapter 7: BIOS
7-13
Adjacent Cache Line Prefetch
The CPU fetches the cache line for 64 bytes if Disabled. The CPU fetches both
cache lines for 128 bytes as comprised if Enabled .
C1 Enhanced Mode
(Available when supported by the CPU.)
Set to Enabled to enable the Enhanced Halt State. The options are Enabled and
Disabled . Note: refer to Intel's web site for detailed information.
No Execute Mode Memory Protection
Enable this feature to enable the functionality of Execute Disable Bit and allow
the processor to classify areas in the memory where an application code can
execute and where it cannot, and thus preventing a worm or a virus from inserting
and creating a fl ood of codes that will overwhelm the processor or damage the
system during an attack. (*Note: this feature is available when your OS and your
CPU support the function of Execute Disable Bit.) The options are Disabled and
Enabled . Note : For more information regarding hardware/software support for this
function, please refer to Intel's and Microsoft's web sites.
Processor Power Management
(Available when supported by the CPU.)
This feature allows the user to determine the processor power management
mode. If set to C States only, the processor power will be controlled through CPU
power states in the ACPI setting. Select "GV1/GV3 only" to enable the function of
DBS (Demand Based Switching) which will allow the user to confi gure CPU power
management in the OS. If set to Disabled , C States and GV1/GV3 are disabled. If
set to Enabled, C States and GV1/GV3 are Enabled. Note : please refer to Intel's
web site for detailed information.