Operation
M41T00AUD
12/44
Figure 5.
Serial bus data transfer sequence
Figure 6.
Acknowledgement sequence
Figure 7.
Bus timing requirements sequence
1.
P = STOP and S = START
AI00587
DATA
CLOCK
DATA LINE
STABLE
DATA VALID
START
CONDITION
CHANGE OF
DATA ALLOWED
STOP
CONDITION
AI00601
DATA OUTPUT
BY RECEIVER
DATA OUTPUT
BY TRANSMITTER
SCLK FROM
MASTER
START
CLOCK PULSE FOR
ACKNOWLEDGEMENT
1
2
8
9
MSB
LSB
AI00589
SDA
P
tSU:ST
tSU:STA
tHD:STA
SR
SCL
tSU:DAT
tF
tHD:DAT
tR
tHIGH
tLOW
tHD:STA
tBUF
S
P