SOYO SY-7SBB, User Manual

Page: 50 / 76

BIOS Setup Utility SY-7SBB
46
3-4 CHIPSET FEATURES SETUP
Caution: Change these settings only if you are already familiar
with the Chipset.
ROM PCI/ISA BIOS
CMOS SETUP UTILITY
CHIPSET FEATURES SETUP
Auto Configuration : Enabled AGP Aperture Size : 64
RAS Pulse Width Refresh : 6T System BIOS Cacheable : Enabled
RAS Precharge Time : 4T Video BIOS Cacheable : Enabled
RAS to CAS Delay : 4T Memory Hole At 15M –16M : Disabled
CPU to PCI Post Write : Enabled Concurrent function (MEM) : Disabled
Starting Point of Paging : 1T
ECC Function for Bank 0 : Disabled CPU Pipeline Control : Enabled
ECC Function for Bank 1 : Disabled PCI Delay Transaction : Disabled
ECC Function for Bank 2 : Disabled Spread Spectrum : Disabled
SDRAM CAS Latency : 2T
SDRAM WR Retire Rate : X-1-1-1
SDRAM Wait State Control : 0WS
RAMW# Assertion Timing : 2T
CAS Precharge Time (EDO) : 2T
CAS# Pulse Width for EDO : 2T
CAS Precharge Time (FP) : 2T
CAS# Pulse Width for FP : 2T
CPU to PCI Burst Mem_ WR : Enabled ESC : Quit
↑ ↓ → ←
: Select Item
SDRAM Input Signals : Delay 0.5ns F1 : Help PU/PD/+/- : Modify
SDRAM Output Signals : Lead 0.0ns F5 : Old Values (Shift) F2 : Color
F7 : Load Setup Defaults
The [CHIPSET FEATURES SETUP] option changes the values of the
chipset registers. These registers control the system options in the
computer.
After you have completed the changes, press [Esc] and follow the
instructions on your screen to save your settings or exit without saving.
The following table describes each field in the CHIPSET FEATURES
SETUP Menu and how to configure each parameter.