![background image](http://html.mh-extra.com/html/sony/hcd-cp505/hcd-cp505_service-manual_420601079.webp)
79
HCD-CP505
• IC701
M30624MGN-A03FP Master Control (DIGITAL Board)
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
I/O
O
O
O
O
—
—
—
I
I
I
O
I
O
—
I
I
I
I
I
I
I
I
I
O
I
O
O
O
I/O
I/O
O
I
O
O
O
I
O
O
O
O
I
O
—
I
O
I
O
I
I
O
Pin Name
(FLDT)
(FLCK)
(LEVEL – L)
(LEVEL – R)
—
—
—
BYTE
CNVSS
XIN–T
XOUT–T
S – RST
XOUT
VSS
XIN
VCC
NMI
DQSY
P–DOWN
SQSY
(KB–CLK)
(KB–DATA)
I2C–BUSY
(A1–OUT)
XINT
(BEEP)
(XELT)
(I2C–POWER)
I2C–CLK
I2C–DAT
SWDT
SRDT
SCLK
(KB–CLK–CTL)
(CLIP-TX0)
(CLIP-RX0)
(CLIP-CLK0)
(MUTE)
(ADA–RESET)
(ADA–LATCH)
EPM
(CLIP–SEL)
—
PROTECT
EEP–CLK
CE
EEP–WP
XBUSY (MNT2)
OUT–SW
XLATCH
Description
Display tube S I/O output data (Not used)
Display tube S I/O output clock (Not used)
Level meter (L-ch) output (Not used)
Level meter (R-ch) output (Not used)
Not used
Not used
Not used
Not used (Connected ground)
Processor modes switching
Sub clock input (32.768 kHz) (Not used)
Sub clock output (32.768 kHz) (Not used)
System reset input
Main clock output (10 MHz)
Ground terminal
Main clock input (10 MHz)
Power supply (3.3 V)
Not used (Connected ground via resistor)
DIGITAL-IN SYNC (DSP)*(REC) system
Power-down detection input
SUBQ (pit)/ADIP (MO) SYNC * PLAY system
Keyboard clock input (Not used)
Keyboard data input (Not used)
IIC BUSY input (Not used)
Control A1 output (Not used)
XINT (DSP) input
BEEP output (Not used)
XELT (DSP) (Not used)
IIC POWER (Not used)
IIC communication clock
IIC communication data
DSP/(AD/DA) serial output
DSP serial input
DSP/(DA/AD) serial clock
Keyboard clock ON/OFF (Not used)
Not used
Not used
Not used
Not used
ADA RESET (Not used)
ADA LATCH (Not used)
Serial write (Connected ground via resistor)
AD/clock for clip selection (Not used)
Not used
Protect input
EEP CLI
Serial write (Connected ground via resistor)
EEP-ROM write prot4ct
Monitor2 input (DSP)
Loading position detection input
DSP latch output
Summary of Contents for HCD-CP505
Page 63: ...63 63 HCD CP505 6 18 Schematic Diagram Control Section 2 2 Page 49 Page 57 ...
Page 65: ...65 65 HCD CP505 6 20 Schematic Diagram Switch Section Page 62 Page 55 ...
Page 69: ...69 HCD CP505 6 24 Schematic Diagram OPTICAL Board J CN602 DIGITAL 470 Page 62 ...
Page 105: ...105 HCD CP505 MEMO ...