DSR-20MD/20MDP
3-3. OVERALL BLOCK DIAGRAM 3
3-5
3-6
C
24
10
12
8
23
21
19
10
ı
13
15
17
19
16
18
20
1
ı
8
21
1
ı
8
21
1
ı
7
64
ı
71
111
ı
118
122
ı
129
17
ı
26
5
ı
13
68
ı
84
172
ı
189
91
ı
95
81
ı
85
62
ı
64
158
ı
160
34
ı
54
55
ı
57
82
ı
100
78
ı
80
2
ı
20
22
ı
27
36
ı
51
53
ı
57
22
ı
24
48
ı
50
81
83
ı
85
158
ı
165
149
ı
157
142
ı
148
134
ı
141
2
ı
9
12
ı
24
52
ı
64
67
ı
74
124
ı
131
116
ı
120
109
ı
113
97
ı
106
2
ı
9
16
ı
19
57
ı
60
67
ı
74
55
ı
62
46
ı
53
21
107
ı
110
120
130
131
166
9
10
28
98
99
139
145
146
76
78
79
77
28
43
53
22
52
193
198
60
11
14
58
54
55
24
25
59
23
61
28
35
12 16 60
92–94
70–72
IC017
IC016
IC015
IC015 ~
A/D CONVERTER
IC017
IC209
IC214
~
TIMING GEN.
IC205
CLOCK GEN.
IC200
I/O
INTERFACE
IC401
BLANKING
IC403
V RAM
C
IC402
V RAM
Y
IC411
AV MIX
ECC
TBC
DESHUFFLE
IC009
IC018
REF DC GEN.
IC013
~
IC410
4M
D RAM
IC805
A/D, D/A
CON V.
IC911
AUDIO
CLK GEN.
IC902
D-FFS
IC904 (1/2)
FS CON
IC701
DV SIGNAL
PROCESS
IC702
DV INTERFACE
103
104
106
88
89
92
VA-102 BOARD
CN102
(SEE PAGE 3-3)
CN104
Y-IN
CR-IN
CB-IN
Y-OUT
CB-OUT
CR-OUT
AFCY
ADDRESS
ADDRESS
DATA
DATA
ADDRESS
ADDRESS
DATA
DATA
8bit DATA
8bit DATA
8bit DATA
FLBKY, FLBKC
CINV, REC, JSYC, JSYY
JFDE, JODE
8bit DATA
8bit DATA
TDI
TCK
TMS
SGH, SCCK
CK135, SCOE
CONTROL
16bit DATA
CN503
FOR CHECK
VRT, VRB
SP SI, SO, SCK
JC-19 BOARD
(SEE PAGE 4-19 to 54)
RP-228 BOARD
(SEE PAGE 4-11 to 14)
MECHA SI, SO, SCK
SP SI, SO, SCK
INPV, IOCE, IENPA
X701
24.576MHz
X702
6MHz
2 3 5 6
4 – 6 8 7 3 25 – 40 22 – 24
MO SI, SO, SCK
X PARSLEY MODE, X RESET, P FAIL, X LANC PWR ON, LANC P CONT, LANC OUT, LANC IN
SGH, SCCK, CK135, SCOE
18
ı
22
6
ı
10
9
ı
13
21
ı
25
20
ı
22
14
ı
16
9
ı
11
15
ı
17
12
ı
14
4
ı
6
20
5
6
2
3
4
2
8
6
25
27
37
X501
20MHz
12
23
21
20
2
47
19
31
27
42
28
40
36
13
26
27
6
7
6
7
6
7
2
1
2
3
14
6
5
3
4
30
3
9
IC901
(1/2)
2
3
11
5
59
66
78
14
19
4
50
ı
54
59
ı
63
29
ı
35
2
ı
8
6
7
2
3
11
12
15
16
17
1
2
43
46
16
22
29
32
ı
35
45
46
55
65
67
80
81
59–67
7–12
33–36
19–21
10–12
D
E
IC774
CHANNEL
CODING
IC770
E PROM
IC772
A/D
CONV
IC773
PLL
IC771
EVR
IC775
RF EQ
IC777
REC/PB
AMP
IC837
A/D, D/A CON V.
IC801
TIMING CONT
IC807
IC836
BUFF
IC838
BUFF
IC840
BUFF
BUFF
BUFF
IC831
7
6
IC831
BUFF
7
6
IC833
2
3
IC833
IC835
BUFF
IC804
IC703
DV
CONTROL
IC502
E PROM
IC501
MODE
CONTROL
IC504
D/A CONV
CN412
CN101
CN411
CN102
CN771
CN103
X/Y ODD
X/Y EVEN
DRUM HEAD
PB RF
MECHA SI, SO, SCK
SP SI, SO, SCK
VA-102 BOARD
CN601
(SEE PAGE 3-4)
Y CLP ERR, CR CLP ERR, CB CLP ERR
SP SI, SO, SCK
X801
49.152MHz
VA-102 BOARD
CN701
(SEE PAGE 3-4)
H
G
CM-56 BOARD
CN003
(SEE PAGE 3-7)
CN831
A. PB. L
A. PB. R
A. REC. L
A. REC. R
H-1
H-2
H-3
H-4
H-5
H-6
H-7
H-8
H-9
H-10
H-11
H-12
LRCK, BCK, MCK, FSE1, FSE2
MCK
INDT 0–15
DATA BUS
ADDRESS BUS
CNA, LPS, PWR DN, XRESET
TPA, TPB
NTPA, NTPB
CN701
CN702
FOR CHECK
MO SI, SO, SCK
15
25
24
1 2 26 30 38 61 85
X HI RST,
MO XPFAIL
2
1
7
6
1
2
2
1
IC901 (2/2)
IC421 (2/2)
SP CON
IC422 (2/2)
IC903
AUDIO CLOCK
IC907
IC909
IC916
29
28
REQ, CLK, D0/1
CTL0/1
11
12
88
X502
32.768kHz
46
80
82
83
101
IC834
IC834
13
14
3
4
EMPHASIS
EMPHASIS
10
27
63
ı
65
93
IC904 (2/2)
FS CON
11
ı
15
41
53
FLTA
FLTT
2
BUFF
2
15
XYCSEP
44
7
1
2
IC206
4
AND
11
ı
15
16
ı
20
2
ı
4
16
26
ı
29
74
ı
77
80
MECHA
SO/SI/SCK
SP
SCK/SO/SI
1
ı
4
64
5
6
27
72
73
ISCDXI 0-4
AVDXI 0-4
DXO 0-4
SEE PAGE
3-7
( )
05
Summary of Contents for DSR-20MD
Page 9: ...1 2 ...
Page 10: ...1 3 ...
Page 11: ...1 4 ...
Page 12: ...1 5 ...
Page 13: ...1 6 ...
Page 14: ...1 7 ...
Page 15: ...1 8 ...
Page 16: ...1 9 ...
Page 17: ...1 10 1 10 E ...
Page 223: ... 294 DSR 20MD 20MDP 9 974 189 11 Sony EMCS Co 2007E0500 1 2007 5 Published by Kohda TEC ...