Samsung P560, Service Manual, Page: 158 / 393

4-8
4. Troubleshooting
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -
POST Code Function Phase Component
0x95 Initialize the installed boot devices Crisis Recovery Core
0x96 Clear Huge segment Crisis Recovery Core
0x97 Boot Crisis Disk Crisis Recovery Core
0x20 DXE starts DXE Core
0x30 BIOSPSM DXE Core
0x02 BIOSBlockIO DXE Core
0x00 BIOSPSM Exception Handler - Divide error BIOSPSM Core
0x38 Cannot locate LegacyRegion DXE BIOSPSM Core
0xB1 ACPISupport driver Installed DXE Core
0xE0 BDS Entry DXE Core
0x07 IA32 variable driver entry DXE Core
0x0D conspliter driver entry DXE Core
0x10 partition driver entry DXE Core
0x49 pciRootBridge driver entry DXE Core
0xC6 pciBusDriver entry DXE Core
0xE0 Go to legacy BIOS or BDS Entry Point DXE Core
0x90 Start Image DXE Core
0x90 Start Image Successfully DXE Core
0x90 Start Image Failed DXE Core
0x33 Debug Test driver for debug test PPI 1 DXE Core
0x22 Debug Test driver for debug test PPI 2 PEI Core
0x11 Debug Test driver for debug test PPI 3 PEI Core
0x02 Invalid event # for measuring Separator Event PEI TCG
0x02 Invalid event # for measuring Separator Event PEI TCG
0x02 PCR Index over limit (PCR > 23) PEI TCG
0x02 TCG copy memory failed PEI TCG
0x09 TCG log event failed PEI TCG
0x09 Setup event log failed PEI TCG
0x12 TIS set active locality failed PEI TCG
0x12 TIS relinquish active locality failed DXE TCG
0x12 TIS wait command ready failed (prepare to send) DXE TCG
0x12 TIS abort ‘send ‘command due to timeout DXE TCG
0x12 TIS abort ‘sendAndGo ‘command due to timeout DXE TCG
0x04 TIS wait bit set failed before send last byte DXE TCG
0x12 TIS abort command due to timeout before send last byte DXE TCG
0x04 TIS wait bit clear failed when sending last byte DXE TCG
0x22 TCG Physical Presence execution DXE TCG
0xB1 TCG DXE common pass through DXE TCG
0xE3 First Legacy BIOS Task table for legacy reset LBT Core
0x20 Verify that DRAM refresh is operating by polling the refresh bit in PORTB. LBT Core
0xDA Dummy PCIE Init entry, now handled by driver LBT Core
0x29 PMM (POST Memory Manager) init LBT Core
0xE5 WHEA init LBT Core
0x33 PDM (Post Dispatcher Manager) init LBT Core
0x01 IPMI init LBT Core
0xD8 ASF Init LBT Core