Level 3 Repair
Distribution, transmission, or infringement of any content or data from this document without Samsung’s written authorization is strictly prohibited.
Confidential and proprietary-the contents in this service guide subject to change without prior notice.
8-48
BAR CODER
VCC_1.8V_AP
R1001
VMEM_1.2V_AP
VCC_2.8V_AP
R1044
TP1002
VCC_1.8V_AP
R1002
R1000
C1003
C1001
R
10
22
VCC_1.8V_AP
VMEM_1.2V_AP
R
10
46
S
P
I_
V
C
C
PIOS|SPI_SO
E5
PIOS|SPI_SCK
E6
PIO1
F1
V
C
C
IO
_2
3
F2
GBIN4|PIO2
F3
PIO2|CBSEL1
F4
CRESET_B
F5
PIOS|SPI_SI
F6
G
N
D
D
3
G
N
D
D
4
G
N
D
D5
PIOS|SPI_SS_B
D6
PIO1
E1
PIO3|DP06B
E2
GBIN5|PIO2
E3
PIO2|CBSEL0
E4
PIO1
C1
GBIN7|PIO3|DP05B
C2
PIO3|DP05A
C3
PIO0
C4
CDONE
C5
GBIN3|PIO1
C6
PIO1
D1
GBIN6|PIO3|DP06A
D
2
V
C
C
IO
_0
1
A
5
V
P
P
_F
A
S
T
A
6
V
P
P
_2
V
5
B1
PIO3|DP01A
B
2
V
C
C
B3
GBIN0|PIO0
B4
GBIN2|PIO1
B5
PIO1
B6
N
C
1
N
C
2
A1
PIO3|DP01B
A2
PIO0
A3
GBIN1|PIO0
A
4
U1001
VCC_2.8V_AP
R1003
VCC_2.8V_AP
VCC_1.8V_AP
C1002
R1004
VCC_1.8V_AP
VCC_2.8V_AP
U1023
TP1001
BARCODE_EN
CRESET_
FPGA_SPI_SI
FPGA_MAIN_CLK
FPGA_RST_N
IRDA_CONTROL
CDONE
FPGA_SPI_EN
BARCODE_SCL_1.8V
FPGA_SPI_CLK
BARCODE_SDA_1.8V
IRDA_IRQ
R749
V
70
1
R748
R739
3
3
4
4
5
5
6
6
7
7
8
8
9
9
10
10
11
11
12
12
1313 14
14
15
15
1616
2
2
HDC702
1
1
L713
R700
R703
R
72
2
R
72
0
C756
GES_LED_3.3V
R
71
7
R
74
6
VCC_GES_1.8V
R
71
9
V
70
0
Q701
D
S
Q702
1
R
70
8
VCC_SUB_3.4V
R
71
8
R
72
1
R
71
6
R
70
9
R740
R750
R747
R
72
6
R
72
3
BARCO
GES_SENSOR_AGND
SENSOR_SCL_1.8V
SENSOR_SDA_1.8V
GES_SENSOR_INT
GES_SENSOR_AGND
IRDA_CONTROL
RCV_P
RCV_N