4-3
Defining the I/O Map
The I/O map for the DM6210 is shown in Table 4-1 below. As shown, the module occupies 16 consecu-
tive I/O port locations.
The base address (designated as BA) can be selected using DIP switch S1, located on the edge of the
module, as described in Chapter 1,
Module Settings
. This switch can be accessed without removing the
module from the stack. The following sections describe the register contents of each address used in the I/O
map.
Table 4-1 DM6210 I/O Map
Register Description
Read Function
Write Function
Address *
(Decimal)
Read Data/
Start Conversion
Read A/D converted data
Start A/D conversion
BA + 0
Reserved
Reserved
Reserved
BA + 1
Board ID LSB
Read Board ID LSB
Reserved
BA + 2
Board ID MSB
Read Board ID MSB
Reserved
BA + 3
Channel Register
Read current channel
Write current channel
BA + 4
IRQ Register
Read IRQ settings
Write IRQ settings
BA + 5
Read Status/Clear IRQ
Read status word
Clear interrupt line
BA + 6
Reserved
Reserved
Reserved
BA + 7
8254 Timer/Counter 0
Read count value
Load count register
BA + 8
8254 Timer/Counter 1
Read count value
Load count register
BA + 9
8254 Timer/Counter 2
Read count value
Load count register
BA + 10
8254 Timer/Counter
Control Word
Reserved
Program counter mode
BA + 11
Digital I/O Port 0
Read Port 0 digital input
lines
Program Port 0 digital output
lines
BA + 12
Digital I/O Port 1
Read Port 1 digital input
lines
Program Port 1 digital output
lines
BA + 13
Digital I/O Strobe Select
Read strobe select register
Program strobe select
register
BA + 14
Digital I/O Control
Read control register
Program control register
BA + 15
* BA = Base Address
Summary of Contents for DM6210
Page 2: ......
Page 9: ...i 1 INTRODUCTION...
Page 10: ...i 2...
Page 14: ...1 2...
Page 22: ...1 10...
Page 24: ...2 2...
Page 28: ...2 6...
Page 30: ...3 2...
Page 34: ...4 2...
Page 44: ...5 2...
Page 48: ...5 6...
Page 50: ...6 2...
Page 56: ...6 8...
Page 58: ...7 2...
Page 61: ...8 1 CHAPTER 8 DIGITAL I O This chapter explains the digital I O circuitry on the DM6210...
Page 62: ...8 2...
Page 66: ...9 2...
Page 68: ...9 4...
Page 70: ...10 2...
Page 74: ...10 6...
Page 75: ...A 1 APPENDIX A DM6210 SPECIFICATIONS...
Page 76: ...A 2...
Page 78: ...A 4...
Page 79: ...B 1 APPENDIX B CN3 CONNECTOR PIN ASSIGNMENTS...
Page 80: ...B 2...
Page 82: ...B 4...
Page 83: ...APPENDIX C COMPONENT DATA SHEETS C 1...
Page 84: ......
Page 85: ...Intel 82C54 Programmable Interval Timer Data Sheet Reprint...
Page 86: ......
Page 88: ...D 2...
Page 91: ...DM6210 User Settings Base I O Address hex decimal IRQ Channel...