21/24
PATH MODIFICATION SEQUENCE
(1) Set output mute
Put the output driver amplifier in a mute state by setting the DRV_MT register (0Ch).
(2) Caution concerning interim between setting mute and ramping down output driver amplifier
After setting the DRV_MT register (0Ch), wait the sequence time that is set in the OVR_TM register (0Ah) before
subsequently ramping down the output driver amplifier.
(3) Ramp down output driver amplifier
Ramp down the output driver amplifier by setting the DRV_PWR register (08h).
(4) Set AUDIO DAC (Refer to P.20)
(5) Modify input path, mixing path, output path (Refer to P.20)
(6) Ramp up output driver amplifier
Ramp up output driver amplifier in the DRV_PWR register (08h)
After ramping down output driver at (3), wait the sequence time that is set in the POP_TM register (07h) before
subsequently ramping up.
(7) Caution concerning interim between ramping up output driver amplifier and canceling mute
After setting the DRV_PWR register (08h) at (6), wait the sequence time that is set in the POP_TM register (07h) before
subsequently canceling mute.
(8) Cancel mute
Cancel output mute in the DRV_MT register (0Ch).
POWER-DOWN SEQUENCE
(1) Set output volume
Set output volume values =0x18(-48dB) in the OVR_1 register (0Bh).
(2) Caution concerning interim between setting output volume and setting mute
After setting the OVR_1 register (0Bh), wait the sequence time that is set in the DRV_MT register (0Ch) before
subsequently setting mute.
(3) Put the output driver amplifier in a mute state by using the DRV_MT register (0Ch).
(4) Caution concerning interim between setting mute and ramping down output driver amplifier
After setting the DRV_MT register (0Ch), wait the sequence time that is set in the OVR_TM register (0Ah) before
subsequently ramping down the output driver amplifier.
(5) Ramp down output driver amplifier
Ramp down the output driver amplifier in the DRV_PWR register (08h).
(6) Power down AUDIO DAC
When using AUDIO DAC
(6-1) Power down AUDIO DAC block
Power down the AUDIO DAC according to the DAC SET4 register (13h).
Set DAC_ON (bit-5) and DAC_RSTB (Bit-4) to "0".
(6-2) Mask clock input and power down PLL block
Power down the PLL and mask clock input to the PLL according to the PLL_PWR register (16h).
Set REF_ON (bit-1) and PLL_ON (bit-0) to "0" simultaneously.
(7) Input reset
Put a reset state by using RSTB pin input.
(8) Power down
Summary of Contents for BU7858KN
Page 24: ...Catalog No 07T253A 07 10 ROHM...
