RSK+RZA1H
2. Power Supply
R20UT3007EG0200 Rev. 2.00
Page 11 of 53
May 17, 2015
2. Power Supply
2.1
Requirements
This RSK
is supplied with a SEGGER JLink-Lite debugger. This board is supplied with a 5Vdc supply using a
5.0mm barrel power jack. The board can operate with a supply of up to 12Vdc if required, with appropriate
changes to jumper settings as detailed in Table 2.1.
Ensure to check the three pin PWR_SEL jumper settings prior to connecting the power supply.
Details of the power supply requirements for the RSK
, and configuration are shown in Table 2-1 below. The
default RSK
power configuration is shown in
bold, blue text.
It is essential that if a 12V supply is used that PWR_SEL is
NOT
linked on pins 2-3 or an overvoltage will be
applied to the MCU and associated devices, resulting in likely destruction of the whole board
CN5 Setting
PWR_SEL Setting
Regulator IC Output
IC
Voltage
Power Name
12V
Pin1-2 shorted
IC5
5V
BOARD_5V
IC4
3.3V
BOARD_VCC
IC21
1.18V
CORE_VCC
5V
Pin2-3 shorted
IC36
3.3V
AVREF
Table 2.1:
Main Power Supply Requirements
2.2
Power-Up Behaviour
When the RSK
is purchased, the RSK
board has the ‘Release’ or stand-alone code from the example tutorial
software pre-programmed into the Renesas microcontroller. On powering up the board the LEDs will start to
flash. After 200 flashes or after pressing any switch, the text on the LCD display will change and the LED0 will
begin to flash at a rate controlled by the potentiometer.
The main power supply connected to PWR1 should supply a minimum of 5W to ensure full functionality.
When designing an RZ/A1H MCU into a new board, it should be noted that if the 3.3V supply is valid and the
1.18V core supply is not, then MCU input and output ports will be in an undefined state until the 1.18V core
supply is valid. When designing the MCU power sequencing during board hardware design it is strongly
advised to ensure that the 1.18V supply is valid before the 3.3V.
The 1.18V core supply on the RSK+RZA1H board is valid before the 3.3V supply, so on the RSK+RZA1H the
input/output ports remain in a defined state during the power up period.
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
