Eden LIU
TITLE
PROJECT
Yeoman CHEN
CHECKED BY
DRAWN BY
10
Reference Design
A2
EC25
2016/11/11
DATE
C
10
VER
SIZE
Quectel Wireless Solutions
B
C
D
6
5
4
3
2
1
D
C
B
A
SHEET
1
2
3
4
5
6
A
OF
Indicators and Test Points
Indicators
Reserved Test Points
2. For more details about NET_MODE and NET_STATUS, please refer to the document
Notes:
1. The STATUS is an open drain output pin, and its drive current is less than 1mA.
Notes:
1. Both USB and debug UART interfaces are reserved for software debugging.
3. Keep USB test points as close as possible to USB pins.
2. USB interface also can be used to upgrade firmware.
Junction capacitance of ESD component on USB data lines might influence the signal,
please pay attention to it. Typically, the capacitance should be less than 1pF.
Note:
When USB_BOOT is at high level, the module will be forced to be in download mode.
Quectel_EC25_Hardware_Design.
4
5
6
3
2
1
7
8
9
J1001
Connector
D1006
SD12C.TCT
D1007
SESD3Z5V
D1005
ESD9L5.0ST5G
D1004
ESD9L5.0ST5G
D1008
ESD9X3.3ST5G
D1009
ESD9X3.3ST5G
Q1002
DTC043ZEBTL
R1003
2.2K
D1003
Q1001
DTC043ZEBTL
R1002
2.2K
D1002
R1001
2.2K
D1001
D1010
ESD9X3.3ST5G
1
2
J1002
T-PIN-1X2
R1004
10K
[1,3,10]
VBAT
[1,2]
PWRKEY
[1]
USB_DP_TEST
[1]
USB_DM_TEST
[1,2]
USB_VBUS
[1]
DBG_RXD
[1]
DBG_TXD
[1] NET_STATUS
VBAT
[1] NET_MODE
VBAT
[1] STATUS
VBAT
[1,2,4,7,9] VDD_EXT
[1]
USB_BOOT
[9]
DBG_TXD_FC20
Quectel
Confidential
