PLX Technology PEX 8624-AA RDK, Hardware Reference Manual

Page: 42 / 46

5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
I2C_SCL1
I2C_SDA1
PWRLED#_S
ATNLED#_S
PWREN_S
CLKEN#_S
PERST#_S
SLOT0_3
SLOT1_3
SLOT2_3
SLOT3_3
PRSNTI#_S
MRLI#_S
BUTTONI#_S
PWRFLT#_S
PWRGOOD_S
V_4 T_4
PWREN_5
FAULT#_4
12VSENSE_4
IS1_4
3VSENSE_4
IS_4
PWRGOOD_S
HP_SL2_CTL
PWREN_S
PERST#_S
PERST#
CLKEN#_S
PERST#_SL2
CLKEN#_SL2
D2_2 D1_2
D3_2
D4_2
D5_1
MRLI#_S
V
S
1_4
V
S
2_4
PWRFLT#_S
GPIO_S
SHPC_INT#
INTERLOCK_S
12VG_4 3VG_4
AD0_3
AD1_3
AD2_3
I2C_SCL1
3.3VCC 3.3VCC
12V_A
12V_SL2
3.3V_A
3.3V_SL2
3.3VCC
3.3VCC
3.3V_SL2 12V_SL2
3.3VCC
3.3VCC
3.3V_SL2
3.3V_A
3.3VCC
3.3VCC
I2C_SCL1 {9}
I2C_SDA1 {9}
PERST#_SL2 {3}
CLKEN#_SL2 {4}
PERST# {3,6,9}
PRSNT#_S {3}
SHPC_INT# {9}
Title
Size Document Number Rev
Date: Sheet of
91-0080-000-A 4
PLX TECHNOLOGY, INC.
870 W Maude Ave, Sunnyvale, CA 94085
B
5 9 Friday, March 26, 2010
www.plxtech.com
Title
Size Document Number Rev
Date: Sheet of
91-0080-000-A 4
PLX TECHNOLOGY, INC.
870 W Maude Ave, Sunnyvale, CA 94085
B
5 9 Friday, March 26, 2010
www.plxtech.com
Title
Size Document Number Rev
Date: Sheet of
91-0080-000-A 4
PLX TECHNOLOGY, INC.
870 W Maude Ave, Sunnyvale, CA 94085
B
5 9 Friday, March 26, 2010
www.plxtech.com
SERIAL HOT PLUG CIRCUITS
PEX8624RDK
SERIAL HOT PLUG CIRCUIT FOR PORT 1 AT SLOT 2
To demonstrate the serial hot plug function of PEX 8624
requires the chip to boot with EEPROM and sets both
pos. 1 and 2 of SW3 to "on" position.
SW2
Default Settings
1: off (disable MRL#_S)
2: off (disable Serial HP)
R32 0.02 1% R32 0.02 1%
R31
150
R31
150
R25 1K R25 1K
R37 4.7K R37 4.7K
C115 NL C115 NL
R72 4.7K R72 4.7K
C64
0.1uF
C64
0.1uF
R39
4.7K
R39
4.7K
R40
4.7K
R40
4.7K
D4 GREEN D4 GREEN
2 1
C88
0.1uF
C88
0.1uF
R130 4.7K R130 4.7K
Q1
N-MOS
Q1
N-MOS
D
5
D
6
D
7
D
8
S
1
S
2
S
3
G
4
C65
1uF
C65
1uF
R36 4.7K R36 4.7K
R29
4.7K
R29
4.7K
R34 2K R34 2K
C116 NL C116 NL
R28
51
R28
51
R27
150
R27
150
SW1
SW DIP-4
SW1
SW DIP-4
1
2
3
4 8
7
6
5
R86 0 R86 0
R33 2K R33 2K
C63 0.1uF C63 0.1uF
R24 1K R24 1K
D5
GREEN
D5
GREEN
2 1
ON
SW2
SW DIP-2
ON
SW2
SW DIP-2
1
2
4
3
C62 0.1uF C62 0.1uF
Q2
N-MOS
Q2
N-MOS
D
5
D
6
D
7
D
8
S
1
S
2
S
3
G
4
RN2
4R 4.7K
RN2
4R 4.7K
1
2
3
4
5
6
7
8
D2
GREEN
D2
GREEN
2
1
R38 4.7K R38 4.7K
D1
GREEN
D1
GREEN
2
1
TP10 TP10
U5
SN74LVC157APW
U5
SN74LVC157APW
2A
5
VCC
16
1A
2
1B
3
4B
13
GN
D
8
4A
14
3B
10
2B
6
3A
11
1Y
4
2Y
7
3Y
9
4Y
12
A#/B
1
G#
15
R30
1.2K
R30
1.2K
D3 GREEN D3 GREEN
2 1
U4
TPS2311PW
U4
TPS2311PW
GATE1
1
GATE2
2
DGND
3
TIMER
4
AGND
8
DISCH1
20
DISCH2
19
ENABLE
18
FAULT#
16
IN1
11
IN2
12
ISENSE1
10
ISENSE2
9
ISET1
15
ISET2
14
PWRGD1#
17
PWRGD2#
13
VREG
5
VSENSE1
7
VSENSE2
6
R92
13.7K 1%
R92
13.7K 1%
R91
12.4K 1%
R91
12.4K 1%
R87 4.7K R87 4.7K
R26
150
R26
150
R90
20K 1%
R90
20K 1%
S1
SW PUSHBUTTON
S1
SW PUSHBUTTON
1 3
C85
0.1uF
C85
0.1uF
R97
100K 1%
R97
100K 1%
R23 1K R23 1K
R129 4.7K R129 4.7K
R35 0.02 1% R35 0.02 1%
U3
MAX7311AUG
U3
MAX7311AUG
SCL
22
AD2
3
AD0
21
AD1
2
SDA
23
V+
24
INT#
1
GND
12
IO0
4
IO1
5
IO2
6
IO3
7
IO4
8
IO5
9
IO6
10
IO7
11
IO8
13
IO9
14
IO10
15
IO11
16
IO12
17
IO13
18
IO14
19
IO15
20