Pioneer CDJ 1000MK3 - Professional CD/MP3 Turntable, Service Manual

Page: 106 / 116

CDJ-1000MK3
106
1 2 3 4
1 2 3 4
C
D
F
A
B
E
No. Pin Name Signal Name I/O Pin Function
95 I/O D12 I/O CPU data bus
96 I/O D13 I/O CPU data bus
97 I/O D14 I/O CPU data bus
98 IO/VREF D15 I/O CPU data bus
99 I/O A1 I CPU address bus
100 I/O A2 I CPU address bus
101 GND GND
−
Ground
102 I/O A3 I
CPU address bus
103 I/O A4 I
CPU address bus
104 I/O A5 I
CPU address bus
105 I/O A6 I
CPU address bus
106 VCCO V+3R3
−
Power supply for I/O
107 I/O DCI A7 I CPU address bus
108 I/O DCI A8 I CPU address bus
109 TDO N.C.
−
Not used
110 TCK N.C.
−
Not used
111 TMS N.C.
−
Not used
112 I/O A11 I
CPU address bus
113 I/O A10 I
CPU address bus
114 GND GND
−
Ground
115 VCCO V+3R3
−
Power supply for I/O
116 I/O A9 I
CPU address bus
117 GND GND
−
Ground
118 I/O N.C.
−
Not used
119 I/O CARD_XRD O TE4300 (IC403) read signal
120 VCCAUX V+2R5FPGA
−
Auxiliary power
121 VCCINT V+1R2FPGA
−
Internal core power supply
122 I/O CARD_XCS O
TE4300 (IC403) chip select signal
123 IO/VREF CARD_XWR O
TE4300 (IC403) write signal
124 IO/GCLK4 XBS I
CPU bus cycle signal
125 IO/GCLK5 N.C.
−
Not used
126 VCCO V+3R3
−
Power supply for I/O
127 IO/GCLK6 XCS2 I CPU area 2 chip select signal
128 IO/GCLK7 XCS4 I CPU area 4 chip select signal
129 IO/VREF XCS5 I CPU area 5 chip select signal
130 I/O XCS6 I
CPU area 6 chip select signal
131 I/O XDACK0
−
Not used (connect to CPU)
132 I/O XDACK1
−
Not used (connect to CPU)
133 VCCINT V+1R2FPGA
−
Internal core power supply
134 VCCAUX V+2R5FPGA
−
Auxiliary power
135 I/O XWAIT O CPU wait signal
136 GND GND
−
Ground
137 I/O XDREQ0 O CPUDMA request output 0
138 VCCO V+3R3
−
Power supply for I/O
139 GND GND
−
Ground
140 I/O DCI XDREQ1
−
Not used (connect to CPU)
141 I/O DCI TI_HRDY I
DSP (IC401) data ready signal
142 HSWAP_EN V+2R5FPGA I
Bus state setting in configuration (pull down)
143 PROG_B FPGA_XPRG I PRG signal for FPGA configuration
144 TDI N.C. I
Not used